




# TI II: Computer Architecture Microarchitecture

Microprocessor Architecture  
Microprogramming  
Pipelining (superscalar, multithreaded, hazards,  
prediction, vector processing)





# Contents

## Organizational

- Organizational Information

- Course overview

## Introduction

- Single Processor Systems

- Historical overview

- Six-level computer architecture

## Data representation and Computer arithmetic

- Number systems, Conversion

- Data and number representation

- Basic arithmetic

## Microarchitecture

- Microprocessor architecture**

- Microprogramming**

- Pipelining**

- Very Long Instruction Word**

## Instruction Set Architecture

- CISC vs. RISC

- Data types, Addressing, Instructions

- Assembler

## Memories

- Hierarchy, Types

- Physical & Virtual Memory

- Segmentation & Paging

- Caches

## Computer Systems


- Interconnects

- Components, Peripherals


- Classical PCs

- Parallel Systems, Clusters, Multiprocessors

# Where are we now? The Six-Level-Computer




## Basic architecture of a simple micro processor






## Basic architecture of a simple microcomputer



# Interner Aufbau eines einfachen µP






# STEUERWERK

# Übersicht

Control Unit steuert die Systemkomponenten



**Taktgenerator** erzeugt den vom externen Quarz festgelegten Systemtakt

**Befehlsregister** enthält den gerade ausgeführten Befehl (und ggfs. weitere)


**Dekoder** (mikroprogrammiertes Schaltwerk) wird von den Statussignalen beeinflusst und erzeugt die Steuersignale

**Steuerregister** beeinflusst die Arbeitsweise des Steuerwerks

# Taktgenerator

## Synchrones Schaltwerk

- Meist liegt ein sog. **dynamisches Schaltwerk** vor.
- Die Zustandsinformation ist nicht in Flipflops, sondern in Kondensatoren gespeichert.



## -Mindesttaktfrequenz ist erforderlich

- Unterhalb dieser Taktfrequenz gehen die Inhalte der aus Kondensatoren bestehenden Zustandsregister durch Leckströme bereits vor dem nächsten Taktzyklus verloren.

**Taktgenerator** on Chip, meist mit externem Quarz verbunden

# Mikroprogrammsteuerwerk


-Für jeden Befehl liegt ein Mikroprogramm im Festwertspeicher des Steuerwerks vor

**Mikroprogramm = Folge von Mikrobefehlen**

-Mikroprogramme können vom Benutzer nicht verändert werden


➤ Das Steuerwerk eines Standard-Mikroprozessors ist mikroprogrammiert, jedoch meist nicht (vom Benutzer) mikroprogrammierbar

-Alternative: Steuerwerk als festverdrahtetes Schaltwerk (reine RISC-Prozessoren)



DIV

## Aufbau eines Mikrobefehls:



Einzelne Bits eines Mikrobefehls = Mikrooperationen = Auswahl- und Freigabesignale für die benötigten Komponenten



# Phasen der Befehlsausführung

## Holphase

- den nächsten Befehl in das Befehlsregister laden

## Decodierphase

- der Befehlsdecoder ermittelt die Startadresse des Mikroprogramms, welches den Befehl ausführt

## Ausführungsphase

- das Mikroprogramm steuert die Befehlsausführung, indem es entsprechende Signalfolgen an die anderen Prozessorkomponenten übermittelt und Meldesignale auswertet




## Befehlsregister

Das Befehlsregister besteht aus mehreren Registern, da

unterschiedlich lange Befehlsformate

- verschiedene Befehle sind unterschiedlich lang (1-Wort-Befehle, 2-Wort-Befehle, 3-Wort-Befehle, ...)



Vorabladen von Befehlen (Opcode-Prefetching)

- zur Steigerung der Verarbeitungsgeschwindigkeit werden bereits mehrere folgende Befehle in das Befehlsregister geladen, während der aktuelle Befehl gerade dekodiert wird
- Opcode prefetch queue, Warteschlange, Pipelining



## Das Steuerregister

Mit Hilfe des **Steuerregisters** kann die aktuelle Arbeitsweise des Steuerwerks beeinflusst werden


Die Bedeutung der Bits des Steuerregisters hängen vom jeweiligen Prozessor ab



Beispiele:

- Interrupt enable Bit:  
-bestimmt, ob auf eine Unterbrechungs-Anforderung am INT-Eingang reagiert wird

SUPER





## Das Steuerregister

Beispiele (Fortsetzung):

- User/System Bit
  - bestimmt ob der Prozessor im User-Modus (nur beschränkter Teil des Befehlsvorrats nutzbar) oder im Systemmodus (alle Befehle verfügbar, i.Allg. für das Betriebssystem reserviert) arbeitet
- Trace Bit
  - erlaubt Befehlsabarbeitung im Einzelschritt (Single Step Mode), d.h. nach jeder Befehlausführung wird eine Unterbrechungsroutine gestartet → Debugging




# RECHENWERK

# Übersicht

Führt die vom Steuerwerk verlangten logischen und arithmetischen Operationen aus


**Statusregister** informiert das Steuerwerk über den Ablauf des Ergebnisses (z.B. Carry, Overflow, Zero, Sign, ...)




Zum Zwischenspeichern von Operanden und Ergebnissen sind **Hilfsregister** und **Akkumulatoren** vorhanden

# Verbindung zum Steuerwerk

AC: Akkumulator  
HR: Hilfsregister  
SR: Statusregister




Einzelne Bits im Mikrobefehl bilden die Steuersignale für ALU und Akkumulator, Hilfsregister.



# Statusregister (Zustandsregister, Condition Code Register CCR)


Einzelne Bits, die das Ergebnis einer arithmetischen Operation widerspiegeln, werden im Statusregister gespeichert



Das Statusregister enthält meist folgende Bits (Flags):

- Hilfsübertragsbit (Auxiliary Carry, AF)
- Übertragsbit (Carry Flag, CF)
- Nullbit (Zero Flag, ZF)
- Geradezahl (Even Flag, EF)
- Vorzeichenbit (Sign Flag, SF)
- Paritätsbit (Parity Flag, PF)
- Überlaufbit (Overflow Flag, OF)

$$a = b \quad ?$$





## Bedeutung der Statusflags

### Carry Flag(CF)

- Übertrag aus dem höchstwertigsten Bit bei Addition oder Subtraktion (Borrow).
- sequentielle Addition und Subtraktion mit größerer Wortbreite ist möglich.

### Aux Carry (AF)

- Übertrag von Bit 3 in Bit 4 des Ergebnisses.
- Wird für BCD-Arithmetik benötigt.

### Zero Flag (ZF)

- Zeigt an, ob das Ergebnis der letzten Operation gleich 0 war.
- Wird für bedingte **Programmverzweigungen** und insbesondere **Zählschleifen** benötigt.



## Bedeutung der Statusflags

### Sign Flag (SF)

- Zeigt an, dass das Ergebnis negativ ist (Most Significant Bit = 1). Spiegelt das höchstwertige Bit eines Operanden wider.
- Wird für bedingte Programmverzweigungen benötigt

### Overflow Flag

- Zeigt Bereichsüberschreitung im Zweierkomplement (z.B. bei Addition oder Subtraktion) an.

### Even Flag (EV)

- Zeigt an, ob das Ergebnis eine gerade Zahl ist

### Parity Flag (PF)

- Signalisiert ungerade Parität des Ergebnisses, d.h eine ungerade Anzahl von Einsen.

## Statusregister (Zustandsregister, Condition Code Register CCR)


Werte von Statusbits können direkt Einfluss auf die Ausführung des Mikroprogramms haben

- bedingte Programmverzweigung

Statusregister und Steuerregister werden häufig zur Erleichterung der Adressierung zusammengefasst betrachtet und manipuliert - und meist Prozessorstatuswort (PSW) genannt

Das Prozessorstatuswort beschreibt den aktuellen Zustand des Prozessors.

- Wird zusammen mit Program Counter (PC) bei einem Prozesswechsel gespeichert





# Operationsvorrat einer ALU

Arithmetische Operationen

- Addieren ohne/mit Übertrag
- Subtrahieren ohne/mit Übertrag
- Inkrementieren/Dekrementieren
- Multiplizieren ohne/mit Vorzeichen
- Dividieren ohne/mit Vorzeichen
- Komplementieren (Zweierkomplement)

Logische bitweise Verknüpfungen

- Negation
- UND
- ODER
- Antivalenz / XOR

$\neg$   
 $i + j$


# Operationsvorrat einer ALU

Schiebe- und Rotations-Operationen

- Links-Verschieben
- Rechts-Verschieben
- Links-Rotieren ohne Übertragsbit
- Links-Rotieren durchs Übertragsbit
- Rechts-Rotieren ohne Übertragsbit
- Rechts-Rotieren durchs Übertragsbit

Transport-Operationen

- Transferieren






# REGISTERSATZ

# Registersatz

E A X



Erweiterung des Operationswerks:



Häufig benutzte Operanden können dort zwischengespeichert werden

→ schnellerer Zugriff als auf den Hauptspeicher

# Registersatz

## Register

- Speicherzellen mit kleiner Zugriffszeit (wenige ns, ps)
- Auswahl einzelner Register durch individuelle Steuerleitungen
- kleine Register-Anzahl  
 → keine Adressdecoder erforderlich  
 → Zeit der Adressdecodierung entfällt
- Register sind auf dem Prozessorchip untergebracht  
 → zeitraubendes Umschalten auf externe Daten- und Adresswege entfällt





## Registersatz

Getrennte Ein-/Ausgänge

- Dual Port Speicher, zwischen Eingangs- und Ausgangsbus gehängt
- Schreiben eines Registers und gleichzeitiges Lesen eines anderen Registers möglich
- Heutige superskalare Prozessoren: z.B. pro Takt 4 allgemeine Register schreiben und bis zu 8 allgemeine Register lesen

oft dynamische Speicherzellen → Refresh erforderlich

Register mit Zusatzfunktionen

- Inkrementieren/Dekrementieren
- auf Null setzen
- Inhalt verschieben

## Registersatz (Beispiel)





# Daten- und Adressregister

## Datenregister

- Zwischenspeichern von Operanden
- schneller Zugriff auf häufig benutzte Operanden
- bei modernen Prozessoren sind mehrere Datenregister als **Akkumulator** nutzbar

## Adressregister

- Speichern von Adressen (oder Teile davon) eines Operanden im Hauptspeicher
- Basisregister
- Indexregister



## Spezialregister (special purpose register)


Register zur speziellen Verwendung:

- Programmzähler (instruction pointer)
- Steuerregister
- Statusregister
- Register für den Start von Interrupt-Behandlungen (interrupt vector base register)
- Stackregister (user und supervisor Stackpointer)

## Funktion von Basis- und Indexregister

Basisregister enthält die Anfangsadresse eines Speicherbereichs.


Diese bleibt während der Bearbeitung des Speicherbereichs unverändert.




Indexregister enthält eine Distanz (Offset, Displacement) zu einer Basisadresse und dient zur Auswahl eines bestimmten Datums des Speicherbereichs.

# Automatische Modifikation von Indexregistern


a)



b)



c)



$n=1,2,4,8$

## a) Post-Inkrement:

automatische Erhöhung des Registerwerts um  $+n$  nach Adressierung einer Speicherzelle

## b) Pre-Dekrement:


automatische Erniedrigung des Registerwerts um  $-n$  vor Adressierung einer Speicherzelle

## c) Auto-Inkrement / Auto-Dekrement Register



## Register mit Skalierung

Das Indexregister wird vor der Auswertung je nach aktueller Datenlänge (1 Byte, 2 Byte, 4 Byte, 8 Byte) mit dem Faktor 1, 2, 4 oder 8 multipliziert.



### Vorteil:

bessere Ausnutzung der Registerbreite, da das Register selbst nur noch um 1 inkrementiert bzw. dekrementiert werden muss.




## Der (Laufzeit-)Stack „Kellerspeicher“

Ein besonderer Speicherbereich, der normalerweise im Arbeitsspeicher angelegt ist (software stack) und der nach dem Kellerprinzip (LIFO, Last-In-First-Out) organisiert ist

Funktion:

- Abspeichern des Prozessorstatus und des Programmzählers beim Unterprogrammaufruf und Aufruf von Unterbrechungs-Routinen
- Parameterübergabe
- Kurzzeitige Lagerung von Daten bei der Ausführung

Bei modernen Prozessoren häufig mehrere getrennte Stackspeicher: System Stack, User Stack, Data Stack




## Hardware-Unterstützung des Stacks

Stackregister (Stapelzeiger, Stack Pointer, SP):  
enthält die Adresse des zuletzt in den Stack eingetragenen Datums

Spezielle Befehle zur Datenübertragung in den bzw. aus dem Stack


- PUSH
- Inhalt eines Registers wird in den Stack übertragen
- POP (PULL)
- Inhalt eines Registers wird vom Stack geladen

PUSH A  
PUSH B




# Verwaltung des Stackregisters


Initialzustand  
Stackpointer SP zeigt auf  
 $n+1$



Push-Operation




POP-Operation



# Klassisches Programmiermodell des Intel 80386/80486

**Programmiermodell:**  
die benutzer-  
zugänglichen Register

X 86





# ADRESSWERK

## Adresswerk


Berechnet nach den Vorschriften des Steuerwerks die Adresse eines Befehls oder eines Operanden  
 Früher häufig Bestandteil des Rechenwerks

Heute sehr komplex (viele verschiedene komplexe Adressierungsarten, siehe MMU) und deshalb eigenständig

\$FF → F ✓

|

\$00. - Ø






# SYSTEMBUS-SCHNITTSTELLE

# Die Systembus-Schnittstelle

Die Systembus-Schnittstelle (Bus Interface Unit, BIU) stellt die Verbindung des Mikroprozessors zu seiner Umwelt (Komponenten des Mikrorechnersystems) dar.




## Aufgaben

- kurzfristiges Zwischenspeichern (Puffern) von Adressen und Daten
- elektrische Anpassung der Signalpegel/Tristate

# Bussystem

LO ADD




# Varianten des internen Bussystems

Beispiel

Kombination aus:


- Prefetch Bus (Bus 4)
- zwei Operandenbussen (Bus 1 und 2)
- ein Ergebnisbus (Bus 3)
- Hilfsregister wird nur bei gleichem Operanden- und Ergebnisregister benötigt



## Weitere Funktionseinheiten

Bei modernen Mikroprozessoren:

- Speicherverwaltungseinheit (Memory Management Unit, MMU)
- Cache-Speicher (schnelle Zwischenspeicher) für Befehle und Daten
- Arithmetik-Koprozessor
- Graphikprozessor
- ...





# LEISTUNGSSTEIGERUNG IN RECHNERSYSTEMEN




# Leistungssteigerung in Rechnersystemen

Welche Möglichkeiten hat man prinzipiell zur Leistungssteigerung in Rechnersystemen?

- Technologische Maßnahmen:
  - Anwendung schnellerer Technologien ➔ Redesign ist nötig.
  - Meist recht teuer, teilweise physikalische Schranken.
- Strukturelle Maßnahmen:
  - z.B. Anzahl der Transistoren erhöhen ➔ Parallelarbeit
  - Der aktuelle Trend geht mit Multi-Core-Prozessoren in diese Richtung



# Technologie-Entwicklung





Leistungssteigerung in Rechnersystemen

## **STRUKTURELLE MASSNAHMEN**

# Strukturelle Maßnahmen

Klassifikation von Rechnerstrukturen nach Flynn


Achtung: **historische Klassifikation**, passt nicht mehr so richtig

Unterscheidung bezüglich der gleichzeitig bearbeiteten

Befehls- und Datenströme

-SISD (Single Instruction Single Data):


Ein Datenstrom wird entsprechend einer seriellen  
Befehlsfolge verarbeitet (von-Neumann-Rechner)



Klassisch:  
IBM-PC, IBM 370,  
Micro-VAX von DEC

## Strukturelle Maßnahmen

- SIMD (Single Instruction Multiple Data):  
Alle Prozessoren führen gleichzeitig dieselben Befehle auf verschiedenen Daten aus (Array-Prozessoren).




Viele von Redner

Anwendung  
Bildverarbeitung –  
jedem Prozessor  
wird ein Bildausschnitt  
zugeordnet.

## Strukturelle Maßnahmen

- MIMD (Multiple Instruction Multiple Data):  
Alle Prozessoren führen gleichzeitig verschiedene Befehle auf verschiedenen Daten aus.



Klassisch:  
IBM 3084, Cray-2,  
~~Cray-2~~  
Multiprozessor PCs –  
im Prinzip alle heutigen  
PCs dank Grafikkarten,  
DMA-Controller,  
Co-Prozessoren etc.



## Strukturelle Maßnahmen

- MISD (Multiple Instruction Single Data):

Es wird nur ein Datenstrom bearbeitet. Bestimmte Ausführungseinheiten übernehmen die Ausführung bestimmter Teile einer Operation (Pipeline-Verarbeitung)

Parallelität auf Befehlsebene.

„Moderne“ Prozessoren: ab Intel 80286

- Bei vielen Autoren bleibt diese Klasse leer – darüber lässt sich beliebig diskutieren!



# Klassifikation heutiger Rechnersysteme

## Mehrprozessorsysteme

- Mehrere Prozessoren mit unabhängigen Programmen arbeiten mit einem gemeinsamen Hauptspeicher

## Feldrechner

- Mehrere Prozessoren arbeiten am gleichen Programm, aber mit verschiedenen Daten (Bsp: Bildverarbeitung)

## System mit funktionsspezialisierten Prozessoren

- Mehrere Spezialprozessoren arbeiten unter einer CPU und mit einem Hauptspeicher

## Fliessbandverarbeitung (Pipeline-Struktur)

- In einer Kette von Prozessoren übernimmt jeder die Ausführung bestimmter Teile einer Operation.



Leistungssteigerung in Rechnersystemen


# PIPELINE-VERARBEITUNG




# Pipeline-Verarbeitung

Ausführung von 3 gleichartigen Aufträgen in 4 Teilschritten.

## Serielle Verarbeitung



## Pipeline-Verarbeitung






## Beispiel: Wäsche-Pipelining

Ein Wäsche-Vorgang kann in 4 Teiltätigkeiten unterteilt werden

- Schmutzige Wäsche in die Waschmaschine
- Nasse Wäsche in den Trockner
- Falten, ~~Bügeln~~, ...
- Kleider in den Schrank

## Wäsche-Pipelining





# Pipelining I

## Pipelining:

- Subdivision of an operation into several phases or sub operations
- Synchronous execution of the sub operations in different functional units
- Each functional unit is responsible for a single function

All functional units together plus their interconnection is called **pipeline**.

## Instruction pipelining:

- The pipeline principle is applied to processor instructions
- Successive instructions are executed one after another with a delay of a single cycle



## Pipelining II

Each stage of a pipeline is called **pipeline stage** or **pipeline segment**.

The whole pipeline is clocked in a way that **each cycle** an instruction can be shifted one step further through the pipeline.

In an ideal scenario, an instruction is executed in a  **$k$  stage pipeline** within  $k$  cycles by  $k$  stages (...we will see problems due to hazards later).


If every clock cycle a new instruction is loaded into the pipeline, then  **$k$  instructions are executed simultaneously** and each instruction needs  $k$  cycles in the pipeline.



## Pipelining III

**Latency:** Duration of the complete processing of an instruction. This is the time an instruction needs to go through all  $k$  stages of the pipeline.

**Throughput:** Number of instructions leaving the pipeline per clock cycle. This number should be close to 1 for a scalar processor.



## Speed-up of Instruction execution

① Hypothetical processor without pipeline:  $n \times k$  cycles  
 $(k$  stage pipeline,  $n$  instructions)

② Pipelined processor with a  $k$  stage pipeline:  $k + (n-1)$  cycles  
 (under ideal conditions:  $k$  cycles latency, throughput of 1)



This results in a **speed-up** of:

$$S = \frac{nk}{k + n - 1} = \frac{k}{\frac{k}{n} + 1 - \frac{1}{n}}$$

Assuming an infinite number of instructions ( $n \rightarrow \infty$ ) the speed-up of a processor with a  $k$  stage pipeline equals  $k$ .

$$\begin{aligned} C &= a + b \\ d &= 2 + C \end{aligned}$$

# Pipelining

$\text{ADD } R_1 \leftarrow R_3 + R_4$

## Sequentielle Ausführung:

### 1. Befehl



A


### 2. Befehl

## Pipelining:

### 1. Befehl



ALU



# Aufbau einer fünfstufigen Pipeline I

## Befehl-Holphase (Instruction Fetch, IF)

- Der Befehl wird aus dem Arbeitsspeicher (bzw. dem Befehlscache) ins Befehlsregister geladen.
- Der Befehlszähler wird weitergeschaltet.

## Decodierphase (Instruction Decode, ID)

- Aus dem Operationscode des Maschinenbefehls werden prozessorinterne Steuersignale erzeugt.

## Operanden-Holphase (Operand Fetch, OF)

- Das Steuerwerk schaltet die Operanden auf die Busse zum Rechenwerk. Diese Operanden stehen im Registersatz.
- Bei Lade-/Speicherbefehlen oder Verzweigungen wird die effektive Adresse durch das Adresswerk berechnet



## Aufbau einer fünfstufigen Pipeline II

Ausführungsphase (Execution Phase, EXE, ALU Operation)


- Die verlangte Operation wird vom Rechenwerk ausgeführt

Abspeicherungsphase (result Write Back phase, WB)


- Das Ergebnis wird in einem Register oder im Speicher abgelegt.
- **Befehle ohne Ergebnis** durchlaufen diese Phase **passiv**.
- Bei Lade-/Speicherbefehlen wird die Adresse auf den Adressbus gelegt und das Datum zwischen Registersatz und Arbeitsspeicher übertragen



## Performance enhancement: two pipelines



## Performance enhancement: specialized EXE-units




# Pipeline Hazards

**Pipeline hazards:** phenomena that disrupt the smooth execution of a pipeline.

Example:


- If we assume a unified cache with a single read port (instead of separate I- and D-caches)  
→ a **memory read conflict** appears among IF and OF stages.
- The pipeline has to stall one of the accesses until the required memory port is available.

A stall is also called a **pipeline bubble**.



$$d = z + c$$


A hand-drawn snippet of assembly-like code. It starts with a variable 'c' in a circle, followed by '+ b'. Below this, there is a horizontal line with a break, and below the break, the code continues with '+ c'. This likely represents a stall in the pipeline where the value of 'c' is being calculated.



Leistungssteigerung in Rechnersystemen

## PIPELINE-VERARBEITUNG - TYPES OF PIPELINE HAZARDS



## Three types of pipeline hazards

### 1. Data hazards arise because of the unavailability of an **operand**

- For example, an instruction may require an operand that will be the result of a preceding, still uncompleted instruction.

### 2. Structural hazards may arise from some combinations of instructions that cannot be accommodated because of resource conflicts

- For example, if processor has only one register file write port and two instructions want to write in the register file at the same time.

### 3. Control hazards arise from branch, jump, and other control flow instructions

- For example, a taken branch interrupts the flow of instructions into the pipeline  
→ the branch target must be fetched before the pipeline can resume execution.

Common solution is to **stall the pipeline** until the hazard is resolved, inserting one or more “**bubbles**” in the pipeline.



Types of Pipeline Hazards

## DATA HAZARDS



## Pipeline hazards due to data dependence

After a load instruction the loaded value is not available to the following instruction in the next cycle.

If an instruction needs the result of a preceding instruction it has to wait.

Example:

ADD R1,R2,R1;

ADD R3,R1,R3;

$$\begin{array}{l} \text{R1} \leftarrow \text{R1} + \text{R2} \\ \text{R3} \leftarrow \text{R3} + \text{R1} \end{array}$$

The diagram shows two assembly instructions. The first instruction is `ADD R1,R2,R1;` and the second is `ADD R3,R1,R3;`. The result of the first instruction, `R1`, is circled in red. The source operand of the second instruction, `R1`, is also circled in red, indicating a dependency where the second instruction must wait for the result of the first.



## Pipeline hazards due to data dependence

After a load instruction the loaded value is not available to the following instruction in the next cycle.

If an instruction needs the result of a preceding instruction it has to wait.

Example:

ADD R1,R2,R1;	R1 $\leftarrow$ R1+R2
ADD R3,R1,R3;	R3 $\leftarrow$ R3+R1

## Data hazards

Dependencies between instructions may cause data hazards when Instr1 and Instr2 are so close that their overlapping within the pipeline would change their access order to registers.

Three types of data hazards

-Read After Write (RAW)


-Instr2 tries to read operand before Instr1 writes it

-Write After Read (WAR)

-Instr2 tries to write operand before Instr1 reads it

-Write After Write (WAW)


-Instr2 tries to write operand before Instr1 writes it




## Read-after-Write-Conflict (True Dependence)

Using a simple 5 stage pipeline this example shows that the operand fetch phase of the 2nd instruction comes before the 1st instruction writes back its result


- Delaying the pipeline is necessary!




## Pipeline conflict due to a data hazard



## Data hazards in an instruction pipeline



## Data hazards in an instruction pipeline





## WAR and WAW - Can they happen in our simple pipeline?

WAR and WAW can't happen in the simple 5 stage pipeline, because:

- All instructions take 5 stages
- Register reads are always in stage 2
- Register writes are always in stage 5

WAR and WAW may happen e.g. in superscalar pipes.


## Solutions for data hazards from true data dependences

Software solution (Compiler scheduling)

- putting **no-op (NOP)** instructions after each instruction that may cause a hazard
- **instruction scheduling**
  - rearrange code to reduce no-ops

$$X = Y \wedge Z$$

$$\begin{aligned} O &= A + B \\ D &= 2 * C \end{aligned}$$



# Software solutions

Insertion of NOP instructions by the compiler

LOAD R1, <addr>  
 NOP  
 ADD R1, R2, R3  
 SUB R4, R5, R6

Instruction fetch	Instruction decode	Operation execution	Write back result
LOAD	...	...	...
NOP	LOAD	...	...
ADD	NOP	LOAD	...
SUB	ADD	NOP	---
instr 4	SUB	ADD	NOP
instr 5	instr 4	SUB	ADD
...	instr 5	instr 4	SUB

# Software solutions

Reordering of instructions by the compiler

LOAD  
 SUB  
 ADD

R1 <addr>  
 R4, R5, R6  
R1, R2, R3

$$C = A + B$$

~~ADD C, A, B~~ / ~~ADD A, B, C~~

Instruction fetch	Instruction decode	Operation execution	Write back result
LOAD	...	...	...
SUB	LOAD	...	...
ADD	SUB	LOAD	...
instr 4	ADD	SUB	-----
instr 5	instr 4	ADD	SUB
...	instr 5	instr 4	ADD

# Hardware solutions

Hardware solutions: Hazard detection logic necessary!

## Delay Insertion

- Stalling/Interlocking: stall pipeline for one or more cycles

= NOP

## Bypass techniques

- Forwarding:

- Result Forwarding

Example: The result in ALU output of Instr1 in EX stage can immediately be forwarded back to ALU input of EX stage as an operand for Instr2,

- Load Forwarding

Example: The load memory data register from MEM stage can be forwarded to ALU input of EX stage.

- Forwarding with interlocking: Assuming that Instr2 is data dependent on the load instruction Instr1 then Instr2 has to be stalled until the data loaded by Instr1 becomes available in the load memory data register in MEM stage.

Even when forwarding is implemented from MEM back to EX, one bubble occurs that cannot be removed.



## Side Note: The MIPS Pipeline

As defined in Patterson & Hennessy, *Computer Organization and Design – The Hardware/Software Interface*, Section 4.5

### Instruction Fetch (IF)

- Fetch instruction from memory. [→ main memory!]

### Instruction Decode (ID) + OF

OF

- Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously.

### Execution (EXE)

- Execute the operation [all arithmetical and logical operations] or calculate an address [load and store].



### Memory Access (MEM)

- Access an operand in data memory. [Only relevant for load/store instructions, otherwise passive stage]

### Write Back (WB)


- Write the result into a register.

## Side Note: The MIPS Pipeline





Source: Ben Juurlink, TU Berlin, lecture slides for „Advanced Computer Architectures“, 2015


- Write affected register during first half of write back stage
- Read operand registers during second half of instruction decode stage




## Data hazard: Hardware solution by stalling




## Data hazard: Hardware solution by stalling




## Data hazard: Hardware solution by forwarding




## Data hazard: Hardware solution by forwarding



## Data hazard: Hardware solution by forwarding




## Data hazard: Hardware solution by forwarding



→ Solution: Don't wait until result is written back to register, but forward it to next stage immediately

## Data hazard: Hardware solution by forwarding



→ Result Forwarding from EX to EX




## Result forwarding

Example:

The result in ALU output of Instr1 in EX stage can immediately be forwarded back to ALU input of EX stage as an operand for Instr2

## Data hazard: Hardware solution by forwarding



→ Forward from MEM to EXE




## Load forwarding


Example:

The load memory data register from MEM stage can be forwarded to ALU input of EX stage.

## Load-use data hazard




## Load-use data hazard



→ Data hazard even with forwarding!

## Load-use data hazard



→ Need stalling AND forwarding




## Forwarding with interlocking

Assuming that Instr2 is data dependent on the load instruction Instr1.

Then, Instr2 has to be stalled until the data loaded by Instr1 becomes available in the load memory data register in MEM stage.


→ Even when forwarding is implemented from MEM back to EX, one bubble occurs that **cannot be removed**.

## Bypass techniques



## Example

LOAD	<code>&lt;Address&gt;, R1</code>	$R1 \leftarrow (\text{Address})$
ADD	<code>R1, R2, R3</code>	$R3 \leftarrow R1 + R2$
SUB	<code>R4, R5, R6</code>	$R6 \leftarrow R4 - R5$



Yet another (simple) pipeline...

During the execution phase of the ADD instruction the result of the LOAD is written into the register and, thus, the bypass is needed to provide the result early enough.



Types of Pipeline Hazards

## STRUCTURAL HAZARDS



RAW

## Three types of pipeline hazards

### 1. Data hazards arise because of the unavailability of an operand

- For example, an instruction may require an operand that will be the result of a preceding, still uncompleted instruction.

### 2. Structural hazards may arise from some combinations of instructions that cannot be accommodated because of resource conflicts



- For example, if processor has only one register file write port and two instructions want to write in the register file at the same time.

### 3. Control hazards arise from branch, jump, and other control flow instructions

- For example, a taken branch interrupts the flow of instructions into the pipeline  
→ the branch target must be fetched before the pipeline can resume execution.

Common solution is to stall the pipeline until the hazard is resolved, inserting one or more “bubbles” in the pipeline.

## Pipeline bubble due to a structural hazard





## Solutions to the structural hazard

**Arbitration with interlocking:** hardware that performs resource conflict arbitration and interlocks one of the competing instructions

**Resource replication:** In the example a register file with multiple write ports would enable simultaneous writes.

- However, now output dependencies may arise!
- Therefore, additional arbitration and interlocking necessary
- or the first (in program flow) value is discarded and the second used.



Types of Pipeline Hazards

## CONTROL HAZARDS

## Three types of pipeline hazards

### 1. Data hazards arise because of the unavailability of an operand

- For example, an instruction may require an operand that will be the result of a preceding, still uncompleted instruction.


### 2. Structural hazards may arise from some combinations of instructions that cannot be accommodated because of resource conflicts

- For example, if processor has only one register file write port and two instructions want to write in the register file at the same time.

### 3. Control hazards arise from branch, jump, and other control flow instructions

- For example, a taken branch interrupts the flow of instructions into the pipeline  
→ the branch target must be fetched before the pipeline can resume execution.

if  $a \times b > c \wedge d$  then




## Hazards due to control dependence

Conditional Jumps and branches stop linear program execution, program might continue elsewhere

Jump instruction normally detected in the **Instruction Decode** stage of the pipeline

- If a jump is detected, the pipeline already contains instructions, that are immediately behind this instruction



# Hazards due to control dependence

Jumps are very common in programs

C Syntax

```
n=10
s=0
for(i=0; i<n; i++) {
    s = s + i;
}
...
```

MMIX Syntax

	LOC	#100
s	IS	\$1
i	IS	\$2
test	IS	\$3
n	IS	10
Main	SETL	s, 0
For	SETL	i, 0
	ADD	s, s, i
	ADD	i, i, 1
	SUB	test, i, n
	BNZ	test, For
	...	
TRAP	0, Halt, 0	


## Example

	<b>ADC</b>	R4 , R5 , R4	; R4 $\leftarrow$ R4 + R5 + C
	<b>CMP</b>	R1 , R2	; R1 = R2 ?
	<b>BEQ</b>	Label	; PC $\leftarrow$ <Label Adresse>
	<b>ADD</b>	R3 , R1 , R2	; R3 $\leftarrow$ R1 + R2
Label:	<b>SUB</b>	R6 , R4 , R5	; R6 $\leftarrow$ R4 - R5
	<b>SLL</b>	R0	; R0 $\leftarrow$ shift_left(R0)

## Example

CMP	R1 , R2
ADC	R4 , R5 , R4
BEQ	Label
ADD	R3 , R1 , R2
SUB	R6 , R4 , R5
SLL	R0

Label:



The ADD instruction is still in the pipeline and therefore executed before the jump is realized!



# Solutions

## Hardware Solutions

### Pipeline Flushing

- Flush (empty) pipeline before realising the jump

### Speculative Branch

- In case of a conditional jump: Estimate result of condition and load pipeline (speculative)
- Wrong speculation: Pipeline Flushing
- Branch prediction used in most modern processors

## Simple solutions

### Hardware Interlocking

- This is the simplest way to deal with control hazards: the hardware must detect the branch and apply hardware interlocking to stall the next instruction(s).

### Software Solutions

- Insertion of NOP instructions by the compiler after every branch
- Re-Ordering of instructions by the compiler
  - Instead of NOPs, instructions that will be executed anyway and that do not influence the branch condition will be put into the pipeline immediately after the branch instruction (early days of RISC processors)






## Solution: Decide branch direction earlier

Flushing or Locking is often not acceptable

Reordering is often not possible

Calculation of the branch direction and of the branch target address should be done in the pipeline as early as possible.

Best solution: Already in ID stage after the instruction has become recognized as branch instruction.





## Branch Prediction

Branch prediction foretells the outcome of conditional branch instructions, excellent branch handling techniques are essential for today's and for future microprocessors.

IF stage finds a branch instruction

→ predict branch direction

The branch delay slots are speculatively filled with instruction

- of the consecutively following path
- of the path at the target address

After resolving of the branch direction

→ decide upon correctness of prediction

In case of misprediction → discard wrongly fetched instructions

- Rerolling when a branch is mispredicted is expensive:
  - 9 cycles on Itanium
  - 11 or more cycles in the Pentium II





## Branch-Target Buffer or Branch-Target Address Cache

The **Branch Target Buffer (BTB)** or **Branch-Target Address Cache (BTAC)** stores branch and jump target addresses.

It should be known already in the IF stage whether the as-yet-undecoded instruction is a jump or branch.

The BTB is accessed during the IF stage.

The BTB consists of a table with branch addresses, the corresponding target addresses, and prediction information.

Variations:

- Branch Target Cache (BTC)**: stores one or more target instructions additionally.
- Return Address Stack (RAS)**: a small stack of return addresses for procedure calls and returns is used additional to and independent of a BTB.

## Branch-Target Buffer or Branch-Target Address Cache

Branch address	Target address	Prediction Bits
A } EF	4711	NT

auslöschlich.




## Two Basic Techniques of Branch Prediction

### Static Branch Prediction

- The prediction direction for an individual branch remains always the same!

### Dynamic Prediction

- The prediction direction depends upon previous (the “history” of) branch executions.





## Static Branch Prediction

The prediction direction for an individual branch remains always the same!

- the machine cannot dynamically alter the branch prediction (in contrast to dynamic branch prediction which is based on previous branch executions).

Static branch prediction comprises

- machine-fixed prediction (e.g. always predict taken)
- compiler-driven prediction.

If the prediction followed the wrong instruction path, then the wrongly fetched instructions must be squashed from the pipeline.




## Static Branch Prediction - machine-fixed

### Wired taken/not-taken prediction

- The static branch prediction can be wired into the processor by predicting that all branches will be taken (or all not taken).

### Direction based prediction

- **Backward branches** are predicted **to be taken** and **forward branches** are predicted **to be not taken**  
→ helps for loops



F. — F




## Static Branch Prediction - compiler-based

Opcode bit in branch instruction allows the compiler to reverse the hardware prediction.

There are two approaches the compiler can use to statically predict which way a branch will go:

- it can examine the program code, or
- it can use profile information (collected from earlier runs)


## Dynamic Branch Prediction



In dynamic branch prediction the prediction is decided on the computation history of the program execution.

In general, dynamic branch prediction gives better results than static branch prediction, but at the cost of increased hardware complexity.

Example: One-bit predictor



Formerly used: Alpha 21064 (1bit in instruction cache), Motorola PowerPC 604

## One-bit vs. Two-bit Predictors

A one-bit predictor correctly predicts a branch at the end of a loop iteration, as long as the loop does not exit.

In nested loops, a one-bit prediction scheme will cause two mispredictions for the inner loop:


- One at the end of the loop, when the iteration exits the loop instead of looping again, and
- One when executing the first loop iteration, when it predicts exit instead of looping.

Such a double misprediction in nested loops is avoided by a two-bit predictor scheme.

**Two-bit Prediction:** A prediction must miss twice before it is changed when a two-bit prediction scheme is applied.


For - -  
For - -

## Two-bit Predictors (Hysteresis Scheme)



Realization: Intel XScale, Sun UltraSPARC III

## Two-bit Predictors (Saturation Counter Scheme)





## Predicated Instructions

Provide predicated or conditional instructions and one or more predicate registers.

Predicated instructions use a predicate register as additional input operand.

The Boolean result of a condition testing is recorded in a (one-bit) predicate register.

Predicated instructions are fetched, decoded, and placed in the instruction window like non predicated instructions.

## Predication Example

```
if (x == 0) {
    a = b + c;
    d = e - f;
}
g = h * i;
```

```
(Pred = (x == 0) )
if Pred then a = b + c;
if Pred then d = e - f;
```

g = h \* i;

```
/* branch b1 */
/* instruction independent of branch b1 */
```

```
/* branch b1: Pred is set to true if x equals 0 */
/* The operations are only performed */
/* if Pred is set to true */
```

## Predication

### Pro


- Able to eliminate a branch and therefore the associated branch prediction ➔ increasing the distance between mispredictions.
- The run length of a code block is increased ➔ better compiler scheduling.

### Contra

- Predication affects the instruction set, adds a port to the register file, and complicates instruction execution.
- Predicated instructions that are discarded still consume processor resources; especially the fetch bandwidth.


Predication is most effective when control dependencies can be completely eliminated, such as in an if-then with a small then body.

The use of predicated instructions is limited when the control flow involves more than a simple alternative sequence.



# Branch handling techniques and implementations

Technique	Implementation examples
No branch prediction	Intel 8086
Static prediction	
always not taken	Intel i486
always taken	Sun SuperSPARC
backward taken, forward not taken	HP PA-7x00
semistatic with profiling	early PowerPCs
Dynamic prediction	
1-bit	DEC Alpha 21064, AMD K5
2-bit	PowerPC 604, MIPS R10000, Cyrix 6x86 and M2, NexGen 586
two-level adaptive	Intel PentiumPro, Pentium II, AMD K6
Hybrid prediction	DEC Alpha 21264
Predication	Intel/HP Merced, most DSPs, ARM processors, TI TMS320C6201, ...
Eager execution (limited)	IBM mainframes: IBM 360/91, IBM 3090
Disjoint eager execution	none yet



# Performance of branch handling techniques

Class	Technique	Rough Accuracy (Spec 89)
Static	always not taken	40%
	always taken	60%
	backward taken, forward not taken	65%
Software	Static analysis	70%
	Profiling	75%
Dynamic	1-bit	80%
	2-bit	93%
	two-level adaptive	95 – 97.5%

Adapted from: Dave Archer, Branch Prediction: Introduction and Survey, 2007

## Pipelining basics: Summary

Hazards limit performance

- Structural hazards: need more HW resources
- Data hazards: need detection and forwarding
- Control hazards: early evaluation, delayed branch, prediction




Compilers may reduce cost of data and control hazards

- Compiler Scheduling
- Branch delay slots
- Static branch prediction

Increasing length of pipe increases impact of hazards

Pipelining helps instruction bandwidth, not latency

Multi-cycle operations (floating-point) and interrupts make pipelining harder





Pipelining

## VECTOR-PIPELINING



## Vektor-Pipelining

**Vektorrechner** einen Rechner mit pipelineartig aufgebautem/n Rechenwerk/en zur Verarbeitung von Arrays von Gleitpunktzahlen.

**Vektor** = Array (Feld) von Gleitpunktzahlen ( $\neq$  math. Vektor!)

Im Gegensatz zur Vektorverarbeitung wird die Verknüpfung einzelner Operanden als **Skalarverarbeitung** bezeichnet.

Ein Vektorrechner enthält neben der Vektoreinheit auch noch eine oder mehrere **Skalareinheiten**. Dort werden die skalaren Befehle ausgeführt, d.h. Befehle, die nicht auf ganze Vektoren angewendet werden sollen.

Die Vektoreinheit und die Skalareinheit(en) können parallel zueinander arbeiten, d.h. Vektorbefehle und Skalarbefehle können parallel ausgeführt werden.

Vielfach genutzt z.B. in Grafikkarten und als Erweiterungen zum Befehlssatz (SSE, AltiVec, ...)


# Beispiel Addition

$$A(J) = B(J) + C(J), \quad J = 1, 2, \dots, N$$

Hier werden die Vektoren  $B$  und  $C$ , d.h. die Felder  $B(1), \dots, B(N)$  und  $C(1), \dots, C(N)$ , mit *einem* Befehl komponentenweise addiert und im Ergebnisvektor  $A$  abgespeichert.

Die Vektoren werden dabei *sequentiell* und *überlappt* abgearbeitet, d.h. zuerst wird die Berechnung  $B(1)+C(1)$  gestartet, dann  $B(2)+C(2)$ , usw.

Typ. FP Ops.:  
Laden  
Exp. anpassen  
Mantisse schieben  
Addieren  
Normalisieren  
Schreiben





## Besonderheit einer Vektorpipeline

Die Pipeline-Verarbeitung wird mit einem Vektorbefehl für zwei Felder von Gleitpunktzahlen durchgeführt.

Die bei den Gleitpunkteinheiten skalarer Prozessoren nötigen Adressberechnungen entfallen.

Bei ununterbrochener Arbeit in der Pipeline kann man nach einer gewissen Einschwingzeit bzw. Füllzeit, die man braucht, um die Pipeline zu füllen, mit jedem Pipeline-Takt ein Ergebnis erwarten.

Dabei ist die Taktdauer durch die Dauer der längsten Teilverarbeitungszeit zuzüglich der Stufentransferzeit gegeben.

Man kann sich z.B. die EXE-Stufe in Prozessoren für FP-Befehle als eine solche Vektorpipeline vorstellen.


## Simple Example

Component-wise multiplication of vectors

$$- A(i) = B(i) * C(i), i = 1, \dots, 100$$

Standard processor

```
i = 1
b = b(i)
c = c(i)
a = b * c
a(i) = a
i++
if i<101
```





## SUPERSCALAR PROCESSORS



# Superscalar processors

## Definition

- **Superscalar** machines are distinguished by their ability to (dynamically) issue multiple instructions each clock cycle from a conventional linear instruction stream.

## Consequence


- value of CPI (cycles per instructions)  $\ll 1.0$  possible!

## Superscalar Pipeline

*ADD R<sub>1</sub> ← R<sub>2</sub> R<sub>3</sub>*  
*PUSH R<sub>1</sub> ← ADD R<sub>1</sub> R<sub>7</sub>*

Instructions in the instruction window are **free from control dependences** due to branch prediction, and **free from name dependences** due to register renaming.


So, only **(true) data dependencies and structural conflicts remain** to be solved.



## Sections of a Superscalar Pipeline

The ability to issue and execute instructions out-of-order partitions a superscalar pipeline in three distinct sections


- **in-order section** with the instruction fetch, decode and rename stages - the issue is also part of the in-order section in case of an in-order issue,
- **out-of-order section** starting with the issue in case of an out-of-order issue processor, the execution stage, and usually the completion stage, and again an
- **in-order section** that comprises the retirement and write-back stages.



## Fetch, decode, rename

### Fetch

- Get a bunch of commands




### Decode

- Decode the new instruction

### Rename

- Externally visible register are mapped to internal shadow registers
  - ➡ Avoid WAW/WAR-conflicts
  - ➡ Mapping stored in a rename map (Intel: alias table)
  - ➡ core execution units free from name dependencies due to register renaming.



## Issue


The **issue logic** examines the waiting instructions in the instruction window and simultaneously assigns (**issues**, ~~dispatches~~) a number of instructions to the functional units (FUs) up to a maximum issue bandwidth.

Several instructions can be issued simultaneously (the **issue bandwidth**).

The program order of the issued instructions is stored in the reorder buffer.

Instruction issue from the instruction buffer can be:

- **in-order** (only in program order) or **out-of-order**






# Reservation Station(s)

A **reservation station** is a buffer for a single instruction with its operands.

Reservation stations can be central to a number of FUs  
or each FU has one or more own reservation stations.

Instructions await their operands in reservation stations.





## Dispatch

An instruction is said to be **dispatched** from a reservation station to the FU when all operands are available, and execution starts.

~~dispatched~~

If all its operands are available during issue and the FU is not busy, an instruction is immediately dispatched, starting execution in the next cycle after the issue.

So, the dispatch is usually not a pipeline stage.

An issued instruction may stay in the reservation station for zero to several cycles.

Dispatch and execution is performed *out of program order*.

Other authors interchange the meaning of *issue* and *dispatch* or use different semantic.

## Completion

When the **FU** finishes the execution of an instruction and the result is ready for forwarding and buffering, the instruction is said to **complete**.


**Instruction completion is out of program order.**



During completion the reservation station is freed and the state of the execution is noted in the **reorder buffer**.

The state of the reorder buffer entry can denote an interrupt occurrence.

The instruction can be completed and still be speculatively assigned, which is also monitored in the reorder buffer.



## Commitment


After completion, operations are committed in-order.

An instruction can be **committed**:

- if all previous instructions due to the program order are already committed or can be committed in the same cycle,
- if no interrupt occurred before and during instruction execution, and
- if the instruction is no more on a speculative path.

By or after commitment, the result of an instruction is made permanent in the architectural register set,

- usually by writing the result back from the rename register to the architectural register.





## Precise Interrupt / Precise Exception

If an interrupt occurred, all instructions that are in program order before the interrupt signaling instruction are committed, and all later instructions are removed.

**Precise exception** means that all instructions before the faulting instruction are committed and those after it can be restarted from scratch.

Depending on the architecture and the type of exception, the faulting instruction should be committed or removed without any lasting effect.


## Retirement

An instruction **retires** when the reorder buffer slot of an instruction is freed either

- because the instruction commits (the result is made permanent) or
- because the instruction is removed (without making permanent changes).

A result is made permanent by copying the result value from the rename register to the architectural register.

- This is often done in an own stage after the commitment of the instruction with the effect that the rename register is freed one cycle after commitment.




## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm


Simplifications:

- Single Issue Processor (in-order) 
- Instruction Queue can hold 4 instructions from ID-Unit
- up to 3 instructions can be fetched and decoded in parallel
- 1 FP Adder with 3 Reservation Stations
- 1 FP Multiplier with 2 Reservation Stations
- **no speculative execution (→ no Reorder Buffer needed)**
- only 4 FP registers


## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm




# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm



# Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm



## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm






## Example: Dynamic Scheduling for a FP-Unit using Tomasulo's Algorithm

Possible Extensions:

- out-of-order Issuing
- Multiple-Issue
- Speculative Execution using the Reorder Buffer


→ Out of scope for this Bachelor's module

# Example Components of a Superscalar Processor






# Floor plan of the PowerPC 604



# Example: Intel Core 2 Architecture



# (Future) Processor Architecture Principles


Speed-up of a single-threaded application

- Simultaneous Multithreading
- Advanced superscalar
- Superspeculative
- Multiscalar processors


Speed-up of multi-threaded applications

- Chip multiprocessors (CMPs)
- Simultaneous multithreading


## Example: Intel Sandy Bridge



## Example: Power8



## Example: AMD Vega GPU





# Summary

Aufbau eines Mikroprozessors

- Steuer-, Rechen-, Adresswerk, Registersatz, Systembusschnittstelle

Leistungssteigerung von Rechensystemen

- Technologische Maßnahmen
- Strukturelle Maßnahmen

Pipelineverarbeitung

- Methodik
- Hazards
- Vektor-Pipelining

Superskalare Prozessoren