ECE 137 B: Notes Set 1 Transistor High-Frequency Models

Mark Rodwell Doluca Family Chair University of California, Santa Barbara

rodwell@ucsb.edu 805-893-3244

Bipolar transistor structure





J. J. Pekarik et al., "A 90nm SiGe BiCMOS technology for mm-wave and high-performance analog applications," 2014 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Coronado, CA, USA, 2014, pp. 92-95, doi: 10.1109/BCTM.2014.6981293.



200 nm

real

M. Urteaga, Z. Griffith, M. Seo, J. Hacker and M. J. W. Rodwell, "InP HBT Technologies for THz Integrated Circuits," in Proceedings of the IEEE, vol. 105, no. 6, pp. 1051-1067, June 2017, doi: 10.1109/JPROC.2017.2692178.

J. C. Rode et al., "Indium Phosphide Heterobipolar Transistor Technology Beyond 1-THz Bandwidth," in IEEE Transactions on Electron Devices, vol. 62, no. 9, pp. 2779-2785, Sept. 2015, doi: 10.1109/TED.2015.2455231. 2

Base charge storage (1)

$$n_{p}(0) = n_{po} \exp(V_{be} / V_{t})$$

$$n_{p}(W_{b}) = n_{po} \exp(V_{bc} / V_{t})$$

$$V_{t} = kT / q$$

$$n_{po} = n_{i}^{2} / N_{A}$$

$$N_{A} = \text{base doping}$$



Base charge storage (2)

Normally: collector-base junction reverse-biased: $V_{bc} < 0$, $|V_{bc}| >> V_t$, so $n_p(W_b) << n_{po}$

$$\Rightarrow \text{Emitter current} = I_E = \frac{qA_E D_n n_{po}}{W_b} \exp(V_{be} / V_t)$$

Stored charge in base:

$$Q = \frac{qn_{p}(0)W_{b}A_{E}}{2} = \frac{qW_{b}A_{E}n_{po}}{2}\exp(V_{be}/V_{t})$$

Comparing this to the expression for I_E

$$\frac{Q}{I_E} = \frac{W_b^2}{2D_n} \triangleq \tau_b$$

$$Q = \tau_b I_E$$
 where $\tau_b = \frac{W_b^2}{2D_n}$



Collector charge storage

Current in collector depletion region = I_E

electron velocity in depletion region = $v_{sat} \sim 10^7$ cm/s (Si) negative electron charge in depletion region = $-I_E W_c / v_{sat}$

electron charge balanced by + charge in base, collector. Equal + charge in base and in collector

 \rightarrow +charge on base side of deplection region =+ $I_E W_c / 2v_{sat}$ $Q = I_E W_c / 2v_{sat}$





Total stored charge and diffusion capacitance

Total stored charge $Q_F = (\tau_b + \tau_c) I_E = \tau_F I_E$ τ_F = forward transit time = $\tau_b + \tau_c$

Diffusion capacitance

$$C_{diff} \triangleq \frac{\partial Q_F}{\partial V_{be}} = \frac{\partial Q_F}{\partial I_C} \frac{\partial I_C}{\partial V_{be}} = g_m \tau_F$$

$$C_{diff} = g_m \tau_F$$

 C_{diff} is a mathematical trick to turn transit time into capacitance. C_{diff} is nevertheless 100% real and measurable. ...it is just not a parallel plate capacitance.





Depletion capacitances

In a real transistor, the area of the base-collector junction is much larger than the area of the base-emitter junction.

In a real transistor, the base-collector depletion depth W_c is much larger than the area of the base-emitter depletion depth W_{eb} .

In a real transistor, the current transiting the base-emitter depletion region adds additional terms to the expression for $C_{be,depl}$.



Fairly accurate high-frequency bipolar transistor model

 $\begin{aligned} R_{be} &= \beta / g_m \\ \tau_f &= \tau_b + \tau_c \\ g_{mo} &\equiv \frac{\partial I_C}{\partial V_{BE}} = \frac{I_C}{(nkT/q)} \\ g_m &= g_{mo} e^{-j\omega\gamma\tau_c} \quad 0 < \gamma < 1 \text{ (typically ~0.8)} \end{aligned}$

 C_{je}, C_{cbi}, C_{cbx} : depletion capacitances $C_{be,diff}$: diffusion capacitance τ_{b}, τ_{c} : carrier transit times in base and collector R_{b}, R_{e}, R_{c} : parasitic resitances

This is called a hybrid- π model



Simplified high-frequency bipolar transistor model

 $R_{be} = \beta / g_m$ $\tau_f = \tau_b + \tau_c$ $g_m = \frac{\partial I_C}{\partial V_{BE}} = \frac{I_C}{V_T} \text{ where } V_t = kT / q$

 C_{je}, C_{cbi}, C_{cbx} : depletion capacitances $C_{be,diff}$: diffusion capacitance $\tau_{\rm b}, \tau_{\rm c}$: carrier transit times in base and collector $B \xrightarrow{C_{diff}} C_{je} \xrightarrow{R_{be}} C_{cb} \xrightarrow{g_m} V_{be} \xrightarrow{R_{CE}} C_{cb} \xrightarrow{g_m} V_{be} \xrightarrow{R_{CE}} C_{cb} \xrightarrow{g_m} V_{be} \xrightarrow{r_{CE}} C_{cb} \xrightarrow{r_{cb}} C_{cb} \xrightarrow{r_{cb}}$

This is called a simplified hybrid- π modelwe will use this model in this class.

Short-circuit current gain.

short circuit current gain : $\frac{\mathcal{I}_{\omega}(j\omega)}{\mathcal{I}_{\omega}(\omega)} = \frac{g_{m}}{g_{m}} \left(\frac{f_{ke}}{j\omega} \left(\frac{f_{ke}}{f_{ke}} + \frac{f_{ke}}{f_{ke}} \right) - \frac{j\omega}{1} \frac{f_{ke}}{f_{ke}} \right)$ $\frac{\mathcal{I}_{\omega}(j\omega)}{\mathcal{I}_{\omega}(j\omega)} = \frac{g_{m}}{g_{m}} \left(\frac{f_{ke}}{f_{ke}} + \frac{f_{ke}}{f_{ke}} \right) - \frac{j\omega}{1} \frac{f_{ke}}{f_{ke}} \left(\frac{f_{ke}}{f_{ke}} + \frac{f_{ke}}{f_{ke}} \right)$ Lout (14) I.(ju) In Giw) (2m -iwcas = 1150 + jw (Cse + Ces) Same denour unter note galle = A Io(ju) Cbc 9m Vbe 3 (1 - jw Cc5/gm) 1 + jw (c60 + Cc5) /3/gm = \$ +Vbe A Fee Cbe Rbe Ple= B/gm

f_{τ} =short-circuit current gain cutoff frequency

lets neglect the zero -> then II Jo / I'll =1 when Fo Fr and we Find Fr like so: -zodisider Bode plat of ICIZ: dB $I = \left| \frac{h_{2i}}{f_{i}} \right|^{2} = \frac{I_{0}}{I_{i}} = \frac{I_{0}}{I_{i$ IIIoIIII=1 (odB) at fet If B>>1, this means 7 log scale B = BWm (Cse + Ccs)/gm Foole = fr = (1/2TT)gm B(CCB+Cbe) Free = (1/217) 9 un $\frac{1}{2\pi} = \frac{\omega_{r}}{2\pi} = \frac{(1/2\pi)}{2\pi} \frac{g_{r}}{Gcb + Cbe}$ this is called the short circuit current gain cateff frequency"

Variation of f_{τ} with current

Cbe = Cbe dept + Csediff = Cbedept + gm 74 $\frac{1}{7\tau} = \left(\frac{1}{2\pi}\right) \frac{g_{n}}{c_{5} + c_{bedepl} + g_{m}\tau_{f}}$ $-\frac{g_m}{2\pi(C_{ie} + C_{cb})} = \frac{qI_E / kT}{2\pi(C_{ie} + C_{cb})}$ $\frac{1}{2\pi\tau_f}$ Kirk effect rolloff Te=1 = KT Jm gIE I_E

Getting high-frequency BJT #s from SPICE model

1) The to spice uses this directly 2) Ccb (Vbc) = Cic (I + Vcb/Vic)^{Mic} (I + Vcb/Vic)^{Mic} Mic, Cic, Vic Model parame model parameters. 3) $C_{je}(V_{be}) \stackrel{?}{=} C_{je}$ $(1 + V_{be} | V_{je})^{Mje}$ this formula is modified when the is close to turn-on ... exact expression is very complex

Getting high-frequency BJT #s from data sheet

- data sheet usually gives Cab directly us V cb-Sometimes ques Cob; Cob ~ Cob - usually dives For us Ic: (109) Ic (log) Procedure is: - read Cbc from datasheet - read for at current of interest - determine CS: From $C_{be} = g_m - C_{cb}$. $2\pi F_r$

MOSFET physical structures



Physical structure and capacitanes

Gate-channel capacitance:

 $\frac{1}{C_{gate-channel}} \approx \frac{T_{ox}}{L_g W_g \varepsilon_r \varepsilon_{ox}} + \frac{1}{L_g W_g c_{semi}}$ $\varepsilon_r = \text{gate insulator dielectric constant}$ $T_{ox} = \text{gate insulator thickness}$ $c_{semi} = \text{semiconductor surface capacitance per unit area.}$ $-\text{depends on bias} (V_{gs} - V_{th})$ -even in strong inversion is not infinite (see 137A notes)

Inter-electrode capacitances: $C_{\rm int} \propto W_g$

Gate-source capacitance: $C_{gs} = C_{int} + C_{gate-channel}$

Gate-drain capacitance: $C_{gd} = C_{int}$

Note also the source, drain capacitances to the substrate



Simplified Model of MOSFET capacitances

In modern MOSFETs, inter-electrode capacitances are large. This tends to "hide" the variation of $C_{gate-channel}$ with bias We will use a very simple model:

Gate-source capacitance: $C_{gs} = k_1 W_g$ Gate-drain capacitance: $C_{gd} = k_2 W_g$ Source-substrate capacitance: $C_{sb} = k_3 W_g$ Drain-substrate capacitance: $C_{db} = k_3 W_g$

 $k_1...k_3$ will be specified.

This model neglects the bias-dependence of all capacitances.

To make problems easier to work, we will usually neglect C_{sb} and C_{db} , even though this is a poor approximation.



MOSFET short-circuit current gain

