## Project 2

## Part 1a (8-bit 4-to-1 multiplexer)

## I - Design:

## Part 1a-a: (2-to-4 decoder)

Gates: 2 inverters, 4 two-input AND gates
Inputs: Bits $\mathrm{S}_{1}$ and $\mathrm{S}_{0}$
Output: Bits $D_{0}, D_{1}, D_{2}$, and $D_{3}$, where only the bit determined by $S_{1} S_{0}$ is set to 1


## Part 1a-b: (4-to-2 ANDOR)

Gates: 4 two-input AND gates, 14 -input OR gate
Inputs: Bits $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}, \mathrm{~A}_{3}, \mathrm{~B}_{0}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$, and $\mathrm{B}_{3}$
Output: Bit Y , where $\mathrm{Y}=\mathrm{A}_{0} \mathrm{~B}_{0}+\mathrm{A}_{1} \mathrm{~B}_{1}+\mathrm{A}_{2} \mathrm{~B}_{2}+\mathrm{A}_{3} \mathrm{~B}_{3}$


## Part 1a: (8-bit 4-to-1 multiplexer)

Gates: 1 two-to-four decoder component (part 1a-a), 8 four-to-one ANDOR components (part 1a-b) Inputs: 8-bit inputs $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$, and $\mathrm{I}_{3}$, and 1-bit inputs $\mathrm{S}_{1}$ and $\mathrm{S}_{0}$
Output: 8-bit output Y , where $\mathrm{Y}=\mathrm{I}_{\mathrm{n}}\left(\mathrm{n}\right.$ determined by binary number $\left.\mathrm{S}_{1} \mathrm{~S}_{0}\right)$


## II - Reasoning:

A usual multiplexer mainly consists of an encoder; the multiplexer's various input bits are AND-ed with the encoder's output and then logically OR-ed back together again. Following that logic, an eight-bit four-to-one multiplexer ought to be just the same as a normal four-to-one multiplexer, with the exception that there out to be eight times as ANDOR gates on the input (since each input consists of
eight bits, not one). This circuit was designed with that philosophy in mind; as such it has a high gate input cost and takes up plenty of space. The gates are fairly well distributed, though, which gives the design a gate delay of 50 ns . That's not too slow considering the amount of inputs the circuit has.

## III - Verification:

The 2-to- 4 decoder has four possible input combinations, shown in the truth table below. The component's waveform matches the truth table, which means it works as it should.


The 4-to-2 ANDOR component can be expressed logically as $\mathrm{Y}=\mathrm{A}_{0} \mathrm{~B}_{0}+\mathrm{A}_{1} \mathrm{~B}_{1}+\mathrm{A}_{2} \mathrm{~B}_{2}+\mathrm{A}_{3} \mathrm{~B}_{3}$. However, the 4-to-2 ANDOR is to be used in conjunction with the 2-to-4 decoder, which means only one of the four A inputs can be set to 1 at any given time. Because of this, the 4-to-2 ANDOR's expression can be simplified to $\mathrm{Y}=$ $B_{n}$, where $n$ corresponds to which of the 2-to- 4 decoder's outputs $D_{n}$ is set to 1 . Therefore, the only input combinations that matter for the 4-to-2 ANDOR are the 8 possible combinations shown in the table to the right. The waveform below matches the truth table, so this component works.



If the 2-to-4 decoder and 4-to-2 ANDOR both work, and each 4-to-2 ANDOR in the multiplexer is hooked up to the outputs of a 2-to-4 decoder as well as to the kth bits of inputs $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$, and $\mathrm{I}_{3}$, then the entire multiplexer can be expressed logically as $Y=I_{n}$, where $n$ corresponds to which of the 2-to-4 decoder's outputs $D_{n}$ is set to 1 . Since the output $D_{n}$ in the 2-to- 4 decoder is determined by $S_{0}$ and $S_{1}$, where $n$ corresponds to the binary number $S_{1} S_{0}$, the multiplexer can also be expressed as $Y=I_{n}$, where n corresponds to the binary number $\mathrm{S}_{1} \mathrm{~S}_{0}$. Coincidentally, that's the exact specification for an 8-bit 4-to1 multiplexer. It was proven earlier that the 2-to-4 decoder and 4-to-2 ANDOR components do indeed both work, which means that this design for an 8-bit 4-to-1 multiplexer also works. To err on the side of caution, here are is a truth table with a handful of input combination and their corresponding output, as well as a matching waveform. In case there was any doubt, yes, this component works.


## Part 1b (8-bit adder)

## I - Design:

## Part 1b-a: (half adder)

Gates: 1 two-input XOR gate, 1 two-input AND gate
Inputs: Bits A and B
Outputs: Bits $S$ and $C_{\text {out }}$, where the binary number $\mathrm{C}_{\text {out }} \mathrm{S}$ is equal to A plus B


## Part 1b-b: (full adder)

Gates: 1 two-input OR gate, 2 half adder components (part 1b-a)
Inputs: Bits $\mathrm{A}, \mathrm{B}$, and $\mathrm{C}_{\text {in }}$
Outputs: Bits S and $\mathrm{C}_{\text {out }}$, where the binary number $\mathrm{C}_{\text {out }} \mathrm{S}$ is equal to A plus B plus $\mathrm{C}_{\text {in }}$


## Part 1b: (8-bit adder)

Gates: 2 expander components, 1 mergebits component, 8 full adder components (part 1b-b) Inputs: 2 eight-bit inputs A and B , and 1 single-bit input $\mathrm{C}_{\text {in }}$
Outputs: 1 eight-bit output S , and 2 single-bit outputs $\mathrm{C}_{\text {out }}$ and v , where the binary number $\mathrm{C}_{\text {out }} \mathrm{S}_{7} \mathrm{~S}_{6} \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ is equal to the sum of $\mathrm{A}, \mathrm{B}$, and $\mathrm{C}_{\text {in }}\left(\mathrm{S}_{\mathrm{n}}\right.$ is the nth bit of S$)$ and v indicates if there was signed ( 2 's complement) overflow


## II - Reasoning:

This particular design gets the job done, but it isn't too efficient. Since carrying is implemented by daisy-chaining the full adders' carry-in/carry-out bits, each full adder has to wait for the previous one to
output before it can do anything. Because of this timing irregularity, the circuit's output doesn't necessarily change all at once to reflect changes in input. Instead, it might fluctuate until all the full adders finish carrying. It's terribly slow and gives the circuit a gate delay ranging from 40 to 160 ns . The design's main advantage, however, is its simplicity; it doesn't use many components and is fairly easy to implement. Since the sum of two eight-bit numbers might exceed the possible values that eight bits can hold, an extra output bit ( $\mathrm{C}_{\text {out }}$ ) is provided. If the sum produced is greater than 255 (the highest value an unsigned eight-bit number can hold), the sum value will overflow and the extra output bit will be set to 1 (which indicates that the true sum is actually 256 more than what the output suggests). The circuit can also process signed numbers in 2's complement encoding, since adding numbers in 2's complement encoding is almost identical to adding unsigned numbers. If the input is signed, overflow is indicated by v . A carry-in input ( $\mathrm{C}_{\mathrm{in}}$ ) is also provided, which allows for more complex calculations (such as incrementing the sum of $A$ and $B$ by one if a certain external condition is met). If such extra input isn't needed, $\mathrm{C}_{\mathrm{in}}$ can just be set to zero and the circuit defaults to calculating A plus B .

## III - Verification:

The half adder component has four possible input combinations, shown in the truth table below. The component's waveform matches the truth table, which means it works as it should.


The the full adder component has eight possible input combinations, shown in the truth table below. The component's waveform matches the truth table, which means it works as it should.


The topmost full adder's $\mathrm{C}_{\text {in }}$ input bit is connected to the 8-bit adder's own $\mathrm{C}_{\text {in }}$ input bit, and its other two inputs are bits 0 of $A$ and $B$. If the full adder works correctly, its output should be $A_{0}$ plus $B_{0}$ plus $\mathrm{C}_{\text {in }}$. That full adder's $\mathrm{C}_{\text {out }}$ output bit is then fed into the next full adder's $\mathrm{C}_{\text {in }}$, and its other two inputs are set to bits 1 of $A$ and $B$. This means the second full adder computes $A_{1}$ plus $B_{1}$, plus the carry-out bit obtained from adding $\mathrm{A}_{0}, \mathrm{~B}_{0}$, and $\mathrm{C}_{\text {in }}$. The rest of the full adders follow this pattern as well, basing their own $\mathrm{C}_{\text {in }}$ off of the computations of the previous full adders. Because of all this daisy-chaining, the entire circuit's output $S$ is determined by the expression $S_{7}=A_{7}+B_{7}+$ the carry-out from computing
$\left(\mathrm{S}_{6}=\mathrm{A}_{6}+\mathrm{B}_{6}+\right.$ the carry-out from computing $\left(\mathrm{S}_{5}=\mathrm{A}_{5}+\mathrm{B}_{5}+\right.$ the carry-out from computing $\left(\mathrm{S}_{4}=\mathrm{A}_{4}+\right.$ $\mathrm{B}_{4}+$ the carry-out from computing $\left(\mathrm{S}_{3}=\mathrm{A}_{3}+\mathrm{B}_{3}+\right.$ the carry-out from computing $\left(\mathrm{S}_{2}=\mathrm{A}_{2}+\mathrm{B}_{2}+\right.$ the carry-out from computing ( $\mathrm{S}_{1}=\mathrm{A}_{1}+\mathrm{B}_{1}+$ the carry-out from computing $\left.\left(\mathrm{S}_{0}=\mathrm{A}_{0}+\mathrm{B}_{0}+\mathrm{C}_{\text {in }}\right)\right)$ )) )) ), and the entire circuit's $\mathrm{C}_{\text {out }}$ is the carry-out outputted from the last full adder (which is obtained from computing $\mathrm{S}_{7}$ ). This expression can be further simplified to $\mathrm{Y}=\mathrm{A}+\mathrm{B}+\mathrm{C}_{\text {in }}$, where Y is the 9 -bit binary number $\mathrm{C}_{\text {out }} \mathrm{S}_{7} \mathrm{~S}_{6} \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$. Output v is determined by XOR-ing the last two carry-bits in the operation. Since that is exactly how overflow is determined when adding 2's complement encoded numbers, that means v determines if there was signed 2 's complement overflow when adding A and B . This proves that the circuit computes the sum of $\mathrm{A}, \mathrm{B}$, and $\mathrm{C}_{\mathrm{in}}$ and accounts for signed 2 's complement overflow. Since that's what the circuit is supposed to do, that means the circuit works as intended. Just to make certain, though, here are a few test cases showing the circuit's desired outputs versus its actual waveforms.

|  | A | B | $\mathrm{C}_{\text {in }}$ | $\mathrm{C}_{\text {out }}$ | S | v |  | t | 1 | t2 | t3 | t4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | 57 | 134 | 1 | 0 | 192 | 0 | A | 57 | 114 | $\sqrt{240}$ |  | 118 |
| t1 | 57 | 134 | 1 | 0 | 192 | 0 | B | 134 | -28 | $\times 69$ |  | 176 |
| t2 | 14 | 28 | 0 | 0 | 42 | 0 | Cin |  |  |  |  |  |
| 12 |  | 28 |  | 0 |  | 0 | Cout |  |  |  |  | 乙 |
| t3 | 240 | 69 | 1 | 1 | 54 | 0 | s | -XXXXXXXN | $92 \times 1 \times 42$ | Noso $\times 5$ |  | ( 38 |
| t4 | 118 | 176 | 0 | 1 | 38 | 0 |  |  |  |  |  |  |

The waveform matches the truth table, so the circuit works properly (albeit very slowly).

## Part 2a (8-bit ALU)

## I - Design:

## Part 2a-a: (3-to-8 decoder)

Gates: 8 four-input AND gates, 3 inverters
Inputs: Bits $S_{2}, S_{1}, S_{0}$, and enable
Output: Bits $D_{0}, D_{1}, D_{2}, D_{3}, D_{4}, D_{5}, D_{6}$, and $D_{7}$, where only the bit determined by $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ is set to 1 If enable is 0 , all the outputs default to 0


## Part 2a-b: (8-to-2 ANDOR)

Gates: 8 two-input AND gates, 2 four-input OR gates, 1 two-input OR gate
Inputs: Bits $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}, \mathrm{~A}_{3}, \mathrm{~A}_{4}, \mathrm{~A}_{5}, \mathrm{~A}_{6}, \mathrm{~A}_{7}, \mathrm{~B}_{0}, \mathrm{~B}_{1}, \mathrm{~B}_{2}, \mathrm{~B}_{3}, \mathrm{~B}_{4}, \mathrm{~B}_{5}, \mathrm{~B}_{6}$, and $\mathrm{B}_{7}$ Output: Bit Y, where $\mathrm{Y}=\mathrm{A}_{0} \mathrm{~B}_{0}+\mathrm{A}_{1} \mathrm{~B}_{1}+\mathrm{A}_{2} \mathrm{~B}_{2}+\mathrm{A}_{3} \mathrm{~B}_{3}+\mathrm{A}_{4} \mathrm{~B}_{4}+\mathrm{A}_{5} \mathrm{~B}_{5}+\mathrm{A}_{6} \mathrm{~B}_{6}+\mathrm{A}_{7} \mathrm{~B}_{7}$


## Part 2a-c: (8-to-1 multiplexer)

Gates: 13 -to- 8 decoder component (part 2a-a), 18 -to-2 ANDOR component (part 2a-b)
Inputs: Bits $\mathrm{S}_{2}, \mathrm{~S}_{1}, \mathrm{~S}_{0}, \mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}, \mathrm{I}_{3}, \mathrm{I}_{4}, \mathrm{I}_{\mathrm{B}}, \mathrm{I}_{6}$, and $\mathrm{I}_{7}$
Output: Bit Y , where $\mathrm{Y}=\mathrm{I}_{\mathrm{n}}$ ( n determined by the binary number $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ )
If enable is set to $0, \mathrm{Y}$ defaults to 0


## Part 2a-d: (8-bit 8-to-1 multiplexer)

Gates: 13 -to- 8 decoder component (part $2 \mathrm{a}-\mathrm{a}$ ), 88 -to-2 ANDOR components (part 2a-b)
Inputs: 8-bit inputs $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}, \mathrm{I}_{3}, \mathrm{I}_{4}, \mathrm{I}_{5}, \mathrm{I}_{6}$, and $\mathrm{I}_{7}$, and 1-bit inputs $\mathrm{S}_{2}, \mathrm{~S}_{1}, \mathrm{~S}_{0}$, and enable Output: 8-bit output M, where $\mathrm{M}=\mathrm{I}_{\mathrm{n}}\left(\mathrm{n}\right.$ determined by binary number $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ )

If enable is set $0, \mathrm{M}$ defaults to 00000000


Part 2a-e: (8-bit AND)
Gates: 8 two-input AND gates
Inputs: 8 -bit inputs A and B
Output: 8-bit output A_AND_B, where A_AND_B is the logical-AND of A and B


## Part 2a-f: (8-bit OR)

Gates: 8 two- input OR gates
Inputs: 8-bit inputs A and B
Output: 8-bit output A_or_B, where A_or_B is the logical-OR of A and B


## Part 2a-g: (8-bit NOT)

Gates: 8 inverters
Inputs: 8-bit input X
Output: 8-bit output NOT_X, where NOT_X is the logical-NOT of X


## Part 2a-h: (half-subtracter)

Gates: 1 2-input XOR gate, 1 two-input AND gate
Inputs: 1-bit inputs A and B
Output: 1-bit outputs A_minus_B and continue, where $\mathrm{A}_{-}$minus_ $\mathrm{B}=\mathrm{A}-\mathrm{B}$, and continue is set to 1 when $\mathrm{A}-\mathrm{B}$ produces underflow


## Part 2a-i: (8-bit XOR)

Gates: 8 two-input XOR gates
Inputs: 8-bit inputs A and B
Output: 8-bit output A_XOR_B, where A_XOR_B is the logical-XOR of A and B


## Part 2a-j: (decrementer)

Gates: 8 half-subtracter components (part 2a-h)
Inputs: 18 -bit input X , and 1 -bit input subtract
Output: 1 eight-bit output X , and 2 single-bit outputs $\mathrm{C}_{\text {out }}$ and v , where the binary number
$\mathrm{C}_{\text {out }} \mathrm{X}_{7} \mathrm{X}_{6} \mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ is equal to X - subtract ( $\mathrm{X}_{\mathrm{n}}$ is the nth bit of X ) and $v$ indicates if there was signed (2's complement) overflow


## Part 2a-k: (incrementer)

Gates: 8 half-adder components (part $1 \mathrm{~b}-\mathrm{a}$ )
Inputs: 18 -bit input X , and 1-bit input add
Output: 1 eight-bit output X , and 2 single-bit outputs $\mathrm{C}_{\text {out }}$ and v , where the binary number
$C_{\text {out }} X_{7} X_{6} X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}$ is equal to $X$ plus subtract ( $X_{n}$ is the nth bit of $X$ ) and $v$ indicates if there was signed ( 2 's complement) overflow


## Part 2a: (8-bit ALU)

Gates: 18 -bit adder component (part 1b), 28 -to-1 multiplexer components (part 2a-c),
18 -bit 8-to-1 multiplexer component (part 2a-d), 18 -bit AND component (part 2a-e), 18 -bit OR component (part 2a-f), 28 -bit NOT components (part 2a-g),
18 -bit XOR component (part 2a-i), 1 decrementer component (part 2a-j), 1 incrementer component (part 2a-k), 2 inverters, 2 two-input AND gates, 1 two-input OR gate Inputs: 8-bit inputs A and $\mathrm{B}, 1$-bit inputs c_in and enable, and 3-bit input alu_sel Output: 8-bit output M, and 1-bit outputs m7, v, and out; outputs are determined as shown below

| Name | Description |
| :---: | :---: |
| alu_sel | Chooses operation ALU performs |
| enable | Enables ALU |
| M | Result of operation performed |
| m7 | Sign bit if signed numbers |
| v | Overflow assuming signed numbers |
| c_out | Carry out |



## II - Reasoning:

This design relies heavily on multiplexers, which seems adequate considering how the circuit's behavior depends entirely upon the value for alu_sel (if alu_sel is 0 compute A OR B, if alu_sel is 1 compute not(A), etc). Each of the ALU's operations is handled individually in a separate component, and the result of each operation is fed into the multiplexer. This means that the circuit computes all eight operations at once, but only the result of the desired operation gets passed to the output.

The 8-to-1 multiplexer components that produce outputs v and c _out are connected to GND on inputs $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{4}$, and $\mathrm{I}_{5}$. This is because the operations performed by the ALU when alu_sel is set to $0,1,4$, or 5 are purely logical (OR, NOT, XOR, and AND, respectively), which means they don't produce any sort of overflow or perform any carrying. Due to that, v and c_out can be safely set to 0 for those values of alu_sel.

Notice the use of the decrementer and incrementer components to compute A-1+c_in and A+c_in, respectively. These components work very quickly, but they could have just as easily been replaced with 8 -bit adders, where one of the adder's inputs was fixed (set to 0 to compute $\mathrm{A}+\mathrm{c}$ _in, and set to -1 - in 2's complement - to compute A-1+c_in). However, as described in the Reasoning section for part 1 b (pg. 6), the 8 -bit adder component is very slow. By using incrementer/decrementer components instead, A-1+c_in and A + c_in can be computed much faster.

The incrementer/decrementer components are designed using the same daisy-chaining philosophy as the full adder component (see pg. 6), where the carry bits from one half-adder/subtracter ripple into the next. The only difference between these components and the full adder is that the incrementer and decrementer components have one less input. That is, instead of computing $\mathrm{A}+\mathrm{B}+\mathrm{c}$ in, the incrementer component only computes A + c_in. Likewise, the decrementer component only computes A - c_in. However, the half-subtracter doesn't work with carry-out bits like the half-adder did; it works with borrow-bits, which indicate whether a one needs to be borrowed from the next bit in order to complete the desired operation. In short, the carry-out bit means "add one to the next bit" whereas the borrow-bit means "subtract one from the next bit."

In hindsight, these incrementer/decrementer components were unnecessary; the ALU will likely be used in a CPU in conjunction with a clock, which means that it will be treated as if each operation takes the same amount of time to complete. Since the ALU contains an 8 -bit adder (used to compute A + $\operatorname{not}(B)+c \_i n$ and $\left.A+B+c \_i n\right)$, every computation will be assumed to be as slow as an 8-bit adder. This in turn negates any speed advantage obtained from using incrementer/decrementer components. However, if the ALU were used in a such a way that it's allowed to take three cycles to compute A + $\operatorname{not}(\mathrm{B})+\mathrm{c}$ _in and $\mathrm{A}+\mathrm{B}+\mathrm{c}$ _in, and only one cycle for every other operation, then the use of the incrementer/decrementer components would make perfect sense. A multi-cycle CPU like that is far beyond the scope of this project, but it's good to know that the inclusion of such components can still make the ALU more efficient.

## III - Verification:



The 8-to-2 ANDOR component can be expressed as:

$$
\mathrm{Y}=\left(\mathrm{A}_{0} \mathrm{~B}_{0}+\mathrm{A}_{1} \mathrm{~B}_{1}+\mathrm{A}_{2} \mathrm{~B}_{2}+\mathrm{A}_{3} \mathrm{~B}_{3}\right)+\left(\mathrm{A}_{4} \mathrm{~B}_{4}+\mathrm{A}_{5} \mathrm{~B}_{5}+\mathrm{A}_{6} \mathrm{~B}_{6}+\mathrm{A}_{7} \mathrm{~B}_{7}\right)
$$

which is the same as: $Y=A_{0} B_{0}+A_{1} B_{1}+A_{2} B_{2}+A_{3} B_{3}+A_{4} B_{4}+A_{5} B_{5}+A_{6} B_{6}+A_{7} B_{7}$
This happens to be an exact description of the 8-to-2 ANDOR component's behavior, which means the

|  | $\mathrm{A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~B}_{0}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{7}$ | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| t 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| t 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| t 4 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| are |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| its |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ma |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ma |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| co |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | component does exactly what it's supposed to. Just to make sure, here are a few test cases showing the component's desired outputs versus its actual waveform. The waveform matches the truth table, so the



The outputs Dn of the 3-to-8 decoder component in the 8-to-1 multiplexer are fed into the inputs $\mathrm{A}_{\mathrm{n}}$ of an 8-to-2 ANDOR, and that 8-to-2 ANDOR's inputs $B_{n}$ are connected to inputs $I_{n}$. Because of this, the 8-to-1 multiplexer can be expressed as:

$$
\mathrm{Y}=\mathrm{D}_{0} \mathrm{I}_{0}+\mathrm{D}_{1} \mathrm{I}_{1}+\mathrm{D}_{2} \mathrm{I}_{2}+\mathrm{D}_{3} \mathrm{I}_{3}+\mathrm{D}_{4} \mathrm{I}_{4}+\mathrm{D}_{5} \mathrm{I}_{5}+\mathrm{D}_{6} \mathrm{I}_{6}+\mathrm{D}_{7} \mathrm{I}_{7}
$$

Due to the behavior of the 3-to- 8 decoder, only one of the D outputs is on at a given time - except when enable is 0 , in which case all of it's outputs are 0 - and that output is determined by inputs $S_{0}, S_{1}$, and $S_{2}$. Because of this, the expression simplifies to $Y=I_{n}$, where $n$ is the binary number $S_{2} S_{1} S_{0}$, but if

|  | enable | $\mathrm{S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{5}$ | $\mathrm{I}_{6}$ | $\mathrm{I}_{7}$ | output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| t 2 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| t 3 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| t 4 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | enable is set to 0 then $Y$ defaults to 0 . This is the desired behavior for an 8-to-1 multiplexer, which means that this component works properly. Just to make sure, though, here are a few test cases showing the component's desired outputs versus its actual waveform. The waveform matches the truth table, so the component works as it should.



If the 3 -to- 8 decoder and 8 -to-2 ANDOR components both work, and each 8-to-2 ANDOR components in the 8-bit 8-to-1 multiplexer is hooked up to the outputs of a 3-to-8 decoder as well as to the kth bits of inputs $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}, \mathrm{I}_{3}$, and $\mathrm{I}_{4}$, then the 8-bit 8-to-1 multiplexer can be expressed logically as $\mathrm{M}=\mathrm{I}_{\mathrm{n}}$, where n corresponds to which of the 3 -to- 8 decoder's outputs $\mathrm{D}_{\mathrm{n}}$ is set to 1 . Since the output $\mathrm{D}_{\mathrm{n}}$ in the 3-to-8 decoder is determined by $S_{0}, S_{1}$, and $S_{2}$, where $n$ corresponds to the binary number $S_{2} S_{1} S_{0}$, the 8bit 8-to-1 multiplexer can also be expressed as $\mathrm{M}=\mathrm{I}_{\mathrm{n}}$, where n corresponds to the binary number $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$. Since the outputs of the 3-to-8 decoder default to 0 if enable is set to 0 , and since those outputs are used to determine which input to select, then output M of the 8-bit 8-to-1 multiplexer defaults to 00000000 if enable is set to 0 ; otherwise $\mathrm{M}=\mathrm{I}_{\mathrm{n}}$, where n corresponds to the binary number $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$. Coincidentally, that's the exact specification for an 8-bit 8 -to- 1 multiplexer. It was proven earlier that the 3-to-8 decoder and 8-to-2 ANDOR components do indeed both work, which means that this design for an 8-bit 8-to-1 multiplexer also works. To err on the side of caution, here are is a truth table with a handful of input combination and their corresponding output, as well as a matching waveform. In case there was any doubt, yes, this component works.

|  | enable | $\mathrm{S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{5}$ | $\mathrm{I}_{6}$ | $\mathrm{I}_{7}$ | M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t 1 | 0 | 0 | 1 | 1 | 90 | 0 | 6 | 124 | 79 | 39 | 248 | 99 | 0 |
| t 2 | 1 | 1 | 0 | 1 | 101 | 1 | 15 | 125 | 84 | 40 | 253 | 104 | 40 |
| t 3 | 0 | 0 | 1 | 0 | 104 | 2 | 22 | 125 | 87 | 43 | 9 | 110 | 0 |
| t 4 | 1 | 1 | 1 | 1 | 108 | 4 | 25 | 126 | 92 | 50 | 11 | 115 | 115 |


|  | t1 |  |  | t3 | t4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| enable |  |  |  |  |  |
| 52 |  |  |  |  |  |
| S1 |  |  |  |  |  |
| 50 |  |  |  |  |  |
| 10 | 90 | *101 | *104 | *108 |  |
| 11 | 0 | , 1 | $\checkmark$ | * 4 |  |
| 12 | 6 | * 15 | * 22 | * 25 |  |
| 13 | 124 | - 125 |  | 126 |  |
| 14 | 79 | * 84 | *87 | *92 |  |
| 15 | 39 | $\longdiv { 4 0 }$ | *43 | *50 |  |
| 16 | 248 | *253 | *9 | * 11 |  |
| 17 | 99 | *104 | *110 | *115 |  |
| M | UUU 0 |  |  |  |  |

The 8-bit AND component can be expressed algebraically as:

$$
\begin{aligned}
& \text { A_AND_B } \mathrm{B}_{0}=\mathrm{A}_{0} \mathrm{~B}_{0}, \mathrm{~A} \_\mathrm{AND} \mathrm{~A}_{1}=\mathrm{A}_{1} \mathrm{~B}_{1}, \mathrm{~A} \_\mathrm{AND} \mathrm{~A}_{2}=\mathrm{A}_{2} \mathrm{~B}_{2}, \mathrm{~A}_{2} \mathrm{AND}_{2} \mathrm{~B}_{3}=\mathrm{A}_{3} \mathrm{~B}_{3} \text {, } \\
& \mathrm{A}_{-} \mathrm{AND}_{2} \mathrm{~B}_{4}=\mathrm{A}_{4} \mathrm{~B}_{4}, \mathrm{~A} \_\mathrm{AND} \mathrm{~B}_{5}=\mathrm{A}_{5} \mathrm{~B}_{5}, \mathrm{~A}_{-} \mathrm{AND} \mathrm{~B}_{6}=\mathrm{A}_{6} \mathrm{~B}_{6}, \mathrm{~A}_{2} \mathrm{AND} \mathrm{~B}_{7}=\mathrm{A}_{7} \mathrm{~B}_{7}
\end{aligned}
$$

This can be simplified to $A \_A N D \_B_{n}=A_{n} B_{n}(0 \leq n \leq 7)$, where $n$ is the $n$th bit of a given number. Simplified even further, this yields $\mathrm{A} \_$AND_B $=\mathrm{AB}$, where $\mathrm{A}, \mathrm{B}$, and $\mathrm{A} \_$AND_B are eight-bit

|  | A | B | A_AND_B |
| :---: | :---: | :---: | :---: |
| thu | 11110111 | 00001100 | 00000100 |
| t 2 | 01110000 | 01011110 | 01010000 |
| wn | wh |  |  |
| th | 01010110 | 01101111 | 01000110 |
| t 4 | 01000010 | 10010000 | 00000000 | numbers. This is exactly what the circuit is supposed to do (produce the logical AND of two eight-bit numbers), which means it works properly. Just to err on the safe side, though, here are a few test cases showing the component's desired outputs versus its actual waveform. The waveform matches the truth table, so the component works properly.


|  |  | 1 | 2 |  | t4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 11110111 | 801110000 - | O1010110_8 | O1000010_8 |  |
| B | 00001100 | B 01011110 - | -01101111 ${ }^{\text {B }}$ | 110010000 B |  |
| A_AND_B | U-EX00000100_8 | 01010000 | ${ }^{01000110}$ | 00000000 |  |

The 8-bit OR component can be expressed algebraically as:
$\mathrm{A}_{-}$or_ $\mathrm{B}_{0}=\mathrm{A}_{0}+\mathrm{B}_{0}$, A_or_ $\mathrm{B}_{1}=\mathrm{A}_{1}+\mathrm{B}_{1}$, A_or_ $\mathrm{B}_{2}=\mathrm{A}_{2}+\mathrm{B}_{2}$, $\mathrm{A}_{-}$or_ $\mathrm{B}_{3}=\mathrm{A}_{3}+\mathrm{B}_{3}$, $\mathrm{A}_{-}$or_ $\mathrm{B}_{4}=\mathrm{A}_{4}+\mathrm{B}_{4}, \mathrm{~A}_{-}$or_ $\mathrm{B}_{5}=\mathrm{A}_{5}+\mathrm{B}_{5}, \mathrm{~A}_{2}$ or_ $\mathrm{B}_{6}=\mathrm{A}_{6}+\mathrm{B}_{6}, \mathrm{~A}_{1}$ or_ $\mathrm{B}_{7}=\mathrm{A}_{7}+\mathrm{B}_{7}$
This can be simplified to $A \_$or_ $B_{n}=A_{n}+B_{n}(0 \leq n \leq 7)$, where $n$ is the $n$th bit of a given number. Simplified even further, this yields A _or $\mathrm{B}=\mathrm{A}+\mathrm{B}$, where $\mathrm{A}, \mathrm{B}$, and $\mathrm{A} \_$or_ B are eight-bit numbers.

|  | A | B | A_or_B |
| :---: | :---: | :---: | :---: |
| t 1 | 00111010 | 01111100 | 01111110 |
| t 2 | 11111001 | 00000001 | 11111001 |
| t 3 | 00100100 | 11111010 | 11111110 |
| t 4 | 01010111 | 10111111 | 11111111 | This is exactly what the circuit is supposed to do (produce the logical OR of two eight-bit numbers), which means it works properly. Just to err on the safe side, though, here are a few test cases showing the component's desired outputs versus its actual waveform. The waveform matches the truth table, so the component works properly.


|  |  | 1 | t2 | t3 |
| :---: | :---: | :---: | :---: | :---: |
| A | 00111010 | E* 11111001 - 8 | 00100100 B | 01010111_ ${ }^{\text {B }}$ |
| B | 01111100 | E\% 00000001 _ ${ }^{\text {a }}$ | (11111010_8 | 10111111_ |
| A_or_B | U-B 01111110 - | 11111001 | 11111110 | 1111111 |

The 8 -bit NOT component can be expressed algebraically as:

$$
\begin{aligned}
& \text { NOT_X } X_{0}=\bar{X}_{0}, \text { NOT_X } X_{1}=\bar{X}_{1}, \text { NOT_X }_{2}=\bar{X}_{2}, \text { NOT_X }_{3}=\bar{X}_{3}, \\
& \text { NOT_X }_{4}=\bar{X}_{4}, \text { NOT_X }_{5}=\bar{X}_{5}, \text { NOT_X }_{6}=\bar{X}_{6}, \text { NOT_X }_{7}=\bar{X}_{7}
\end{aligned}
$$

This can be simplified to NOT_ $X_{n}=\bar{X}_{n}(0 \leq n \leq 7)$, where $n$ is the $n$th bit of a given number. Simplified even further, this yields NOT_ $\mathrm{X}=\overline{\mathrm{X}}$, where X and NOT_ X are eight-bit numbers. This is exactly what the circuit is supposed to do (produce the logical NOT of its input), which means it works properly. Just



The 8-bit XOR component can be expressed algebraically as:
$A \_X O R \_B_{0}=A_{0} \oplus B_{0}, A \_X O R \_B_{1}=A_{1} \oplus B_{1}, A \_X O R \_B_{2}=A_{2} \oplus B_{2}, A_{-} X_{O R} B_{3}=A_{3} \oplus B_{3}$, This can be simplified to A_XOR_ $B_{n}^{-}=A_{n} \oplus B_{n}(0 \leq n \leq 7)$, where $n$ is the nth bit of a given number. Simplified even further, this yields A XOR $B=A \oplus B$, where A, B, and A_AND_B are eight-bit

|  |  | B | A | mbers. This is exactly what the circuit is sup oduce the logical XOR of two eight-bit num ch means it works properly. Just to err on th ugh, here are a few test cases showing the co red outputs versus its actual waveform. The ches the truth table, so the component work |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | 01 | 00101010 |  |  |  |  |
| t2 | 00 | 0110001 |  |  |  |  |
| t3 | 11111011 | 00100001 |  |  |  |  |
| t4 | 00 | 110 | 101 |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

The decrementer's topmost half-subtracter has two inputs bits, one of which is connected to the decrementer's own input bit subtract, and the other of which is connected to bit 0 of input X . If the halfsubtracter works correctly, its output should be $\mathrm{X}_{0}$ minus subtract. That half-subtracter's continue output bit is then fed into the next half-subtracter's B input bit, and its other input, A , is set to bit 1 of X . This means the second half-subtracter computes $X_{1}$ minus the borrow-bit (continue) bit obtained from computing $\mathrm{X}_{0}$ - subtract. The rest of the half-subtracters follow this pattern as well, basing their own B input off of the computations of the previous half-subtracters. Because of all this daisy-chaining, the entire decrementer's output $M$ is determined by the expression $M_{7}=X_{7}$ - the borrow-bit from
computing ( $\mathrm{M}_{6}=\mathrm{X}_{6}$ - the borrow-bit from computing ( $\mathrm{M}_{5}=\mathrm{X}_{5}$ - the borrow-bit from computing ( $\mathrm{M}_{4}=$ $\mathrm{X}_{4}$ - the borrow-bit from computing $\left(\mathrm{M}_{3}=\mathrm{X}_{3}\right.$ - the borrow-bit from computing $\left(\mathrm{M}_{2}=\mathrm{X}_{2}\right.$ - the borrowbit from computing $\left(\mathrm{M}_{1}=\mathrm{X}_{1}\right.$ - the borrow-bit from computing $\left(\mathrm{M}_{0}=\mathrm{X}_{0}-\right.$ subtract) $\left.)\right)$ )) )) ), and the entire circuit's c_out is the borrow-bit outputted from the last half-subtracter (which is obtained from computing $\mathrm{M}_{7}$ ). This expression can be further simplified to $\mathrm{Y}=\mathrm{X}$ - subtract, where Y is the 9-bit binary number c_out $\mathrm{S}_{7} \mathrm{~S}_{6} \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ (c_out is the sign bit, since the borrow-bit means "subtract one from the next bit"). Output v is determined by XOR-ing the last two borrow-bits in the operation. Since that is exactly how overflow is determined when subtracting 2's complement encoded numbers, that means v determines if there was signed 2's complement overflow when subtracting subtract from X.

|  | X | subtract | v | c_out | M |
| :---: | :---: | :---: | :---: | :---: | :---: |
| t 1 | 01011001 | 0 | 0 | 0 | 01011001 |
| t 2 | 00000000 | 1 | 0 | 1 | 11111111 |
| t 3 | 10000000 | 0 | 0 | 0 | 100000000 |
| t 4 | 01000000 | 1 | 0 | 0 | 00111111 | This proves that the decrementer computes X subtract and accounts for signed 2's complement overflow. Since that's what the decrementer is supposed to do, that means the component works as intended. Just to make certain, though, here are a few test cases showing the component's desired outputs versus its actual waveforms.



The incrementer's topmost half-adder has two inputs bits, one of which is connected to the incrementer's own input bit add, and the other of which is connected to bit 0 of input X . If the halfadder works correctly, its output should be $\mathrm{X}_{0}$ plus add. That half-adder's $\mathrm{C}_{\text {out }}$ output bit is then fed into the next half-adder's A input bit, and its other input, B , is set to bit 1 of X . This means the second halfadder computes $\mathrm{X}_{1}$ plus the carry-out bit $\left(\mathrm{C}_{\text {out }}\right)$ obtained from computing $\mathrm{X}_{0}+$ add. The rest of the halfadders follow this pattern as well, basing their own A input off of the computations of the previous half-adders. Because of all this daisy-chaining, the entire incrementer's output M is determined by the expression $\mathrm{M}_{7}=\mathrm{X}_{7}+$ the carry-out from computing ( $\mathrm{M}_{6}=\mathrm{X}_{6}+$ the carry-out from computing $\left(\mathrm{M}_{5}=\mathrm{X}_{5}\right.$ + the carry-out from computing $\left(\mathrm{M}_{4}=\mathrm{X}_{4}+\right.$ the carry-out from computing $\left(\mathrm{M}_{3}=\mathrm{X}_{3}+\right.$ the carry-out from computing $\left(\mathrm{M}_{2}=\mathrm{X}_{2}+\right.$ the carry-out from computing ( $\mathrm{M}_{1}=\mathrm{X}_{1}+$ the carry-out from computing $\left(\mathrm{M}_{0}=\mathrm{X}_{0}+\right.$ add $\left.)\right)$ )) ))), and the entire circuit's c_out is the carry-out outputted from the last half-adder (which is obtained from computing $\mathrm{M}_{7}$ ). This expression can be further simplified to $\mathrm{Y}=\mathrm{X}+$ add, where Y is the 9 -bit binary number c_out $\mathrm{S}_{7} \mathrm{~S}_{6} \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$. Output v is determined by XOR-ing the last two carry-bits in the operation. Since that is exactly how overflow is determined when subtracting 2's complement encoded numbers, that means v determines if there was signed 2 's complement overflow when adding X and add. This proves that the incrementer computes $\mathrm{X}+$ add and accounts for signed 2's

|  | X | add | v | c_out | M |
| :---: | :---: | :---: | :---: | :---: | :---: |
| t 1 | 11111110 | 1 | 0 | 0 | 11111111 |
| t 2 | 00001001 | 0 | 0 | 0 | 00001001 |
| t 3 | 00010110 | 1 | 0 | 0 | 00010111 |
| t 4 | 001000011 | 1 | 0 | 0 | 00100100 | complement overflow. Since that's what the incrementer component is supposed to do, that means the component works as intended. Just to make certain, though, here are a few test cases showing the component's desired outputs versus its actual waveforms.

## (waveform on next page)



The ALU's output m 7 is supposed to indicate output M's sign bit if $M$ is a signed number. If $M$ were signed, that would mean that its most significant bit $\left(\mathrm{M}_{7}\right)$ would be its sign bit. If the ALU produced overflow, however, the sign bit would be the ALU's carry-out bit (when an operation results in overflow, the sign bit overflows into the carry-out bit). As such, m 7 can be expressed as $\mathrm{m} 7=$ (overflow) $\mathrm{M}_{7}+$ (overflow)(carry-out bit) ( $\mathrm{M}_{7}$ refers to bit 7 of output M ). Overflow and carry-out correspond to outputs v and $\mathrm{c} \_$out, so this translates to $\mathrm{m} 7=\mathrm{vM}_{7}+\mathrm{v}$ (c_out). This is exactly how m 7 is determined in the ALU circuit, which means that - assuming outputs $\mathrm{M}, \mathrm{v}$, and c _out work correctly output m 7 works as it should.

The ALU contains an 8-bit 8-to-1 multiplexer whose output is connected to the ALU's M output, and whose select bits $S_{2}, S_{1}$, and $S_{0}$ are connected to bits 2,1 , and 0 , respectively, of alu_sel. This means that whatever is connected to the 8-bit 8-to-1 multiplexer's input $\mathrm{I}_{\text {alu_sel }}$ will be outputted as M . additional input, enable, is connected to the 8 -bit 8 -to- 1 multiplexer's enable input, so output M is equal to the input $\mathrm{I}_{\text {alu sel }}$ of the 8 -bit 8 -to- 1 multiplexer, except when enable is set to 0 , in which case the 8 -bit 8 -to- 1 multiplexer's output defaults to 00000000 , which would set M to 00000000 . The ALU also contains two 8-to-1 multiplexers - one which outputs to v , and another which outputs to c - out - and these have their select select and enable inputs connected to the ALU's alu_sel and enable inputs the same way they were connected for the 8-bit 8-to-1 multiplexer. This in turn means that c_out and v are each determined by their 8-to- 1 multiplexer's corresponding input $\mathrm{I}_{\text {alu_sel }}$, and that both c _out and v
 when enable is 0 , then that means m 7 defaults to 0 whenever enable is set to 0 . Effectively, this means that all of the ALU's outputs default to 0 whenever enable is 0 , which means that enable works properly

Inputs $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{4}$, and $\mathrm{I}_{5}$ on both of the single-bit 8-to-1 multiplexers are connected to GND, which means that v and c _out default to 0 when alu_sel is $0,1,4$ or 5 . This makes sense, since those values correspond to the ALU's logical operations, and logical operations aren't supposed to produce any overflow, carry-out, or sign values. Since $m 7=\mathrm{vM}_{7}+\mathrm{v}$ (c_out), and v defaults to 0 in those cases, m 7 also defaults to 0 in those cases. This means that only the value of output $M$ matters when alu_sel is set to $0,1,4$, or 5 .

Input $D_{0}$ of the 8-bit 8-to-1 multiplexer is connected to the output of an 8-bit OR component that takes ALU's inputs A and B as its inputs. As such, $\mathrm{D}_{0}$ corresponds to the logical OR of inputs A and B . When enable is set to 1 and alu_sel is set to 0 , the value on $D_{0}$ gets passed on to output $M$, meaning that $M$ would be equal to A OR B under those circumstances. Since this is the exact operation that is supposed to happen when alu_sel is set to 0 , this proves that the ALU works for all cases where alu_sel is 0 .

Input $\mathrm{D}_{1}$ of the 8 -bit 8-to-1 multiplexer is connected to the output of an 8 -bit NOT component that takes ALU's inputs A as its input. As such, $\mathrm{D}_{1}$ corresponds to the logical NOT of input A. When enable is set to 1 and alu_sel is set to 1 , the value on $D_{1}$ gets passed on to output M , meaning that M would be equal to not(A) under those circumstances. Since this is the exact operation that is supposed to happen when alu_sel is set to 1 , this proves that the ALU works for all cases where alu_sel is 1 .

The input $\mathrm{D}_{2}$ of each of the three multiplexers is connected to the outputs of an 8-bit adder component that takes as its inputs A, c_in, and the output of an 8 -bit NOT component that takes B as its input. The 8 -bit NOT component's output corresponds to not(B). Since this is fed into the 8 -bit adder, that means that the 8 -bit adder calculates $\mathrm{A}+\operatorname{not}(\mathrm{B})+\mathrm{c}$ in. The 8 -bit adder outputs the results of this operation in the form of 8 -bit outputs S (sum), v (overflow), and $\mathrm{C}_{\text {out }}$ (carry-out). S is fed into $\mathrm{D}_{2}$ of the 8-bit 8-to-1 multiplexer, v is fed into $\mathrm{D}_{2}$ of output v's 8-to-1 multiplexer, and $\mathrm{C}_{\text {out }}$ is fed into $\mathrm{D}_{2}$ of c_out's 8-to-1 multiplexer. When enable is set to 1 and alu_sel is set to 2 , the value on $D_{2}$ for each multiplexer get passed on to outputs $\mathrm{M}, \mathrm{v}$, and c _out meaning that under those circumstances M would be equal to the sum $A+\operatorname{not}(B)+c \_i n, v$ would be equal to the overflow produced when computing $A+\operatorname{not}(B)+c \_i n$, and c_out would be equal to the carry-out for $\mathrm{A}+\operatorname{not}(\mathrm{B})+\mathrm{c}$ _in. Since this is the exact operation that is supposed to happen when alu_sel is set to 2 , this proves that outputs M , v , and c_out work properly when alu_sel is set to 2 . This in turn proves that m 7 works as it should whenever alu_sel is set to 2 , which means the entire ALU works for all cases where alu_sel is 2 .

The input $D_{3}$ of each of the three multiplexers is connected to the outputs of an 8-bit adder component that takes as its inputs A, B, and c_in. That means that the 8-bit adder calculates A + B + c_in. The 8-bit adder outputs the results of this operation in the form of 8 -bit outputs S (sum), v (overflow), and $\mathrm{C}_{\text {out }}$ (carry-out). S is fed into $D_{3}$ of the 8 -bit 8 -to- 1 multiplexer, v is fed into $D_{3}$ of output v's 8-to-1 multiplexer, and $C_{\text {out }}$ is fed into $D_{3}$ of c_out's 8-to-1 multiplexer. When enable is set to 1 and alu_sel is set to 3 , the value on $D_{3}$ for each multiplexer get passed on to outputs $M, v$, and $c \_o u t$ meaning that under those circumstances $M$ would be equal to the sum $A+B+c \_i n$, $v$ would be equal to the overflow produced when computing $\mathrm{A}+\mathrm{B}+\mathrm{c}$ _in, and $\mathrm{c} \_$out would be equal to the carry-out for $\mathrm{A}+\mathrm{B}$ +c _in. Since this is the exact operation that is supposed to happen when alu_sel is set to 3 , this proves that outputs $\mathrm{M}, \mathrm{v}$, and c_out work properly when alu_sel is set to 3 . This in turn proves that m 7 works as it should whenever alu_sel is set to 3 , which means the entire ALU works for all cases where alu_sel is 3 .

Input $\mathrm{D}_{4}$ of the 8-bit 8-to-1 multiplexer is connected to the output of an 8-bit XOR component that takes ALU's inputs A and B as its inputs. As such, $\mathrm{D}_{4}$ corresponds to the logical XOR of inputs A and $B$. When enable is set to 1 and alu_sel is set to 4 , the value on $D_{4}$ gets passed on to output $M$, meaning that M would be equal to A XOR B under those circumstances. Since this is the exact operation that is supposed to happen when alu_sel is set to 4 , this proves that the ALU works for all cases where alu_sel is 4 .

Input $D_{5}$ of the 8-bit 8-to-1 multiplexer is connected to the output of an 8-bit AND component that takes ALU's inputs A and B as its inputs. As such, $\mathrm{D}_{5}$ corresponds to the logical AND of inputs A and $B$. When enable is set to 1 and alu_sel is set to 5 , the value on $\mathrm{D}_{5}$ gets passed on to output M , meaning that $M$ would be equal to A AND B under those circumstances. Since this is the exact operation that is supposed to happen when alu_sel is set to 0 , this proves that the ALU works for all cases where alu_sel is 5 .

The input $\mathrm{D}_{6}$ of each of the three multiplexers is connected to the outputs of a decrementer component that takes as its inputs A, and the output of an inverter whose input is $\mathrm{c}_{-} \mathrm{in}$. The inverter outputs not(c_in), so that means the decrementer calculates A-not(c_in). The decrementer outputs the results of this operation in the form of 8 -bit outputs M (sum), v (overflow), and c_out (carry-out). M is fed into $\mathrm{D}_{6}$ of the 8-bit 8-to-1 multiplexer, v is fed into $\mathrm{D}_{6}$ of output v's 8-to-1 multiplexer, and c_out is fed into $\mathrm{D}_{6}$ of c_out's 8-to-1 multiplexer. When enable is set to 1 and alu_sel is set to 6 , the value on $\mathrm{D}_{6}$ for each multiplexer get passed on to outputs $\mathrm{M}, \mathrm{v}$, and c _out meaning that under those circumstances M would be equal to the sum $\mathrm{A}-\operatorname{not}(\mathrm{c}$ _in), v would be equal to the overflow produced when computing $\mathrm{A}-$
not(c_in), and c_out would be equal to the carry-out for $A-\operatorname{not}\left(\mathrm{c} \_i n\right)$. The desired operation for when alu_sel is set to 6 is $\mathrm{A}-1+\mathrm{c}$ _in. If c _in was set to 1 the operation would equate to $\mathrm{A}-1+0=\mathrm{A}-1$. If $\mathrm{c} \_$in was set to 0 , the operation would equate to $\mathrm{A}-1+1=\mathrm{A}$. When c is set to $0, \mathrm{~A}-\operatorname{not}\left(\mathrm{c} \_\right.$in) equates to $\mathrm{A}-\operatorname{not}(0)=\mathrm{A}-1$. When c is set to $1, \mathrm{~A}-\operatorname{not}\left(\mathrm{c} \_\mathrm{in}\right)$ equates to $\mathrm{A}-\operatorname{not}(1)=\mathrm{A}$. This shows that $\mathrm{A}-1+\mathrm{c}$ _in and $\mathrm{A}-\mathrm{c}$ _in are equivalent, which means that outputs $\mathrm{M}, \mathrm{v}$, and c _out work properly when alu_sel is set to 6 . This in turn proves that m 7 works as it should whenever alu_sel is set to 6 , which means the entire ALU works for all cases where alu_sel is 6 .

The input $\mathrm{D}_{7}$ of each of the three multiplexers is connected to the outputs of an incrementer component that takes A and c_in as its inputs. That means that the incrementer calculates A + c_in. The incrementer outputs the results of this operation in the form of 8-bit outputs M (sum), v (overflow), and c_out (carry-out). $M$ is fed into $D_{7}$ of the 8-bit 8-to-1 multiplexer, v is fed into $D_{7}$ of output v's 8-to-1 multiplexer, and c_out is fed into $\mathrm{D}_{7}$ of c_out's 8-to-1 multiplexer. When enable is set to 1 and alu_sel is set to 7 , the value on $D_{7}$ for each multiplexer get passed on to outputs $M, v$, and $c \_$out meaning that under those circumstances M would be equal to the sum $\mathrm{A}+\mathrm{c}$ _in, v would be equal to the overflow produced when computing A $+\mathrm{c}_{-}$in, and $\mathrm{c}_{-}$out would be equal to the carry-out for $\mathrm{A}+\mathrm{c}_{-}$in. Since this is the exact operation that is supposed to happen when alu_sel is set to 3 , this proves that outputs $\mathrm{M}, \mathrm{v}$, and c_out work properly when alu_sel is set to 3 . This in turn proves that m 7 works as it should whenever alu_sel is set to 7 , which means the entire ALU works for all cases where alu_sel is 7 .

The ALU performs the correct operations on A and B for all possible cases of alu_sel and enable, therefore the entire ALU circuit works correctly. Just to make certain, though, here are a few test cases showing the circuit's desired outputs versus its actual waveforms.

|  | alu_sel | c_in | enable | A | B | M | v | c_out | m7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t 1 | 1 | 0 | 0 | 1010000 | 11000011 | 00000000 | 0 | 0 | 0 |
| t 2 | 0 | 0 | 1 | 1010000 | 11000011 | 11100011 | 0 | 0 | 1 |
| t 3 | 1 | 0 | 1 | 1010000 | 11000011 | 01011111 | 0 | 0 | 0 |
| t 4 | 2 | 0 | 1 | 1010000 | 11000011 | 11111111 | 0 | 0 | 1 |
| t 5 | 3 | 0 | 1 | 1010000 | 11000011 | 01100011 | 1 | 1 | 1 |
| t 6 | 4 | 0 | 1 | 1010000 | 11000011 | 01100011 | 0 | 0 | 0 |
| t 7 | 5 | 0 | 1 | 1010000 | 11000011 | 10000000 | 0 | 0 | 1 |
| t 8 | 6 | 1 | 1 | 1010000 | 11000011 | 10100000 | 0 | 0 | 1 |
| t 9 | 7 | 1 | 1 | 1010000 | 11000011 | 10100001 | 0 | 0 | 1 |



The waveform matches the truth table, so the circuit works properly.

