How AXI is able to give better throughput than AHB?
AXI is able to give 2x throughput with the help of duplex transfers where as AHB cab do single transfer per a clock cycle.
AXI has completely independent channels for read/write, which enables full duplex mode of data transportation. That is to say read and writes can take place simultaneously, giving 2x boost over AHB in any circumstances.
However this will ONLY be possible when the slave is able to process 1 read and 1 write operation simultaneously in 1 clock cycle. Which in many cases will be possible, e.g. if the slave is a dual port SRAM which can process 1 read and 1 write transaction simultaneously.
In the above example we are considering 1 Master and 1 Slave. But in case of multiple slaves, the master can send read transaction to 1 slave and write to other slave, even if the slave(s) cannot handle more than 1 transactions in single clock cycle.
To make more clear, in a system where there is only 1 master and only 1 slave, the slave is unable to process read and write in 1 single clock cycle simultaneously and both master and slave are in single synchronous clock domain with no clock delay between the master and the slave there wont be any difference in performance between AXI and AHB. The AXI will only consume more power and area. But this may not be the scenario in most of the cases as the complexity of the designs are growing day by day.
#AXI #ASIC #VLSI #RTL #AMBA #SOCDESIGN #vlsifreshers
#SUSE #BusinessDevelopment #EMEA #OpenSource #Innovation #TechEnthusiast
11moOntzettend bedankt dat jullie de tijd hebben genomen om naar SUSECON te komen om jullie verhaal te delen. Echt jammer dat ik niet bij jullie presentatie kon zijn maar ik hoorde al positieve geluiden!